# Implementation of Processes

- A processes' information is stored in a process control block (PCB)
- The PCBs form a *process table* 
  - Sometimes the kernel stack for each process is in the PCB
  - Sometimes some process info is on the kernel stack
    - E.g. registers in the *trapframe* in OS/161





# Implementation of Processes



Example fields of a process table entry THE UNIVERSITY OF NEW SOUTH WALES

### Threads The Thread Model





## The Thread Model

Per process items	Per thread items
Address space	Program counter
Global variables	Registers
Open files	Stack
Child processes	State
Pending alarms	
Signals and signal handlers	
Accounting information	

- Items shared by all threads in a process
- Items private to each thread



## The Thread Model



### Each thread has its own stack



# **Thread Model**

- Local variables are per thread
  - Allocated on the stack
- Global variables are shared between all threads
  - Allocated in data section
  - Concurrency control is an issue
- Dynamically allocated memory (malloc) can be global or local
  - Program defined





#### A word processor with three threads





A multithreaded Web server



# Thread Usage

```
while (TRUE) {
  get_next_request(&buf);
  handoff_work(&buf);
}
(a)
while (TRUE) {
  wait_for_work(&buf)
  look_for_page_in_cache(&buf, &page);
  if (page_not_in_cache(&page)
      read_page_from_disk(&buf, &page);
  return_page(&page);
  }
  (b)
```

Rough outline of code for previous slide

 (a) Dispatcher thread
 (b) Worker thread



# **Thread Usage**

Model	Characteristics	
Threads	Parallelism, blocking system calls	
Single-threaded process	No parallelism, blocking system calls	
Finite-state machine	Parallelism, nonblocking system calls, interrupts	

#### Three ways to construct a server



# Summarising "Why Threads?"

- Simpler to program than a state machine
- Less resources are associated with them than a complete process
  - Cheaper to create and destroy
  - Shares resources (especially memory) between them
- Performance: Threads waiting for I/O can be overlapped with computing threads
  - Note if all threads are compute bound, then there is no performance improvement (on a uniprocessor)
- Threads can take advantage of the parallelism available on machines with more than one CPU (multiprocessor)



# Implementing Threads in User Space



### A user-level threads package



# **User-level Threads**

- Implementation at user-level
  - User-level Thread Control Block (TCB), ready queue, blocked queue, and dispatcher
  - Kernel has no knowledge of the threads (it only sees a single process)
  - If a thread blocks waiting for a resource held by another thread, its state is save and the dispatcher switches to another ready thread
  - Thread management (create, exit, yield, wait) are implemented in a runtime support library



### **User-Level Threads**

- Pros
  - Thread management and switching at user level is much faster than doing it in kernel level
    - No need to trap into kernel and back to switch
  - Dispatcher algorithm can be tuned to the application
    - E.g. use priorities
  - Can be implemented on any OS (thread or nonthread aware)
  - Can easily support massive numbers of threads on a per-application basis
    - Use normal application virtual memory
    - Kernel memory more contrained. Difficult to efficiently support wildly differing numbers of threads for different applications.



# **User-level Threads**

- Cons
  - Threads have to yield() manually (no timer interrupt delivery to user-level)
    - Co-operative multithreading
      - A single poorly design/implemented thread can monopolise the available CPU time
    - There are work-arounds (e.g. a timer signal per second to enable pre-emptive multithreading), they are course grain and kludgey.
  - Does not take advantage of multiple CPUs (in reality, we still have a single threaded process as far as the kernel is concerned)



### **User-Level Threads**

- Cons
  - If a thread makes a blocking system call (or takes a page fault), the process (and all the internal threads) blocks
    - Can't overlap I/O with computation
    - Can use wrappers as a work around
      - Example: wrap the read() call
      - Use **select()** to test if read system call would block
        - » select() then read()
        - » Only call **read()** if it won't block
        - » Otherwise schedule another thread
      - Wrapper requires 2 system calls instead of one
        - » Wrappers are needed for environments doing lots of blocking system calls?
    - Can change to kernel to support non-blocking system call
      - Lose "on any system" advantage, page faults still a problem.



# Implementing Threads in the Kernel



A threads package managed by the kernel



# Kernel Threads

- Threads are implemented in the kernel
  - TCBs are stored in the kernel
    - A subset of information in a traditional PCB
      - The subset related to execution context
    - TCBs have a PCB associated with them
      - Resources associated with the group of threads (the process)
  - Thread management calls are implemented as system calls
    - E.g. create, wait, exit



# **Kernel Threads**

- Cons
  - Thread creation and destruction, and blocking and unblocking threads requires kernel entry and exit.
    - More expensive than user-level equivalent
- Pros
  - Preemptive multithreading
  - Parallelism
    - Can overlap blocking I/O with computation
    - Can take advantage of a multiprocessor





### **Multiprogramming Implementation**

- 1. Hardware stacks program counter, etc.
- 2. Hardware loads new program counter from interrupt vector.
- 3. Assembly language procedure saves registers.
- 4. Assembly language procedure sets up new stack.
- 5. C interrupt service runs (typically reads and buffers input).
- 6. Scheduler decides which process is to run next.
- 7. C procedure returns to the assembly code.
- 8. Assembly language procedure starts up new current process.

# Skeleton of what lowest level of OS does when an interrupt occurs – a thread/context switch

![](_page_20_Picture_10.jpeg)

# **Thread Switch**

- A switch between threads can happen any time the OS is invoked
  - On a system call
    - Mandatory if system call blocks or on exit();
  - On an exception
    - Mandatory if offender is killed
  - On an interrupt
    - Triggering a dispatch is the main purpose of the *timer interrupt*

# A thread switch can happen between any two instructions

Note instructions do not equal program statements

![](_page_21_Picture_10.jpeg)

# **Context Switch**

- Thread switch must be *transparent* for threads
  - When dispatched again, thread should not notice that something else was running in the meantime (except for elapsed time)
- $\Rightarrow$ OS must save all state that affects the thread
- This state is called the *thread context*
- Switching between threads consequently results in a *context switch*.

![](_page_22_Picture_6.jpeg)

![](_page_23_Figure_0.jpeg)

THE UNIVERSITY OF NEW SOUTH WALES

 Running in user mode, SP points to userlevel activation stack

Representation of Kernel Stack Kernel SP (Memory)

![](_page_24_Picture_3.jpeg)

• Take an exception, syscall, or interrupt, and we switch to the kernel stack

![](_page_25_Figure_2.jpeg)

![](_page_25_Picture_3.jpeg)

- We push a *trapframe* on the stack
  - Also called *exception frame, user-level context....*
  - Includes the user-level PC and SP

![](_page_26_Figure_4.jpeg)

![](_page_26_Picture_5.jpeg)

- Call 'C' code to process syscall, exception, or interrupt
  - Results in a 'C' activation stack building up

![](_page_27_Figure_3.jpeg)

'C' activation stack trapframe

![](_page_27_Picture_5.jpeg)

- The kernel decides to perform a context switch
  - It chooses a target thread (or process)
  - It pushes remaining kernel context onto the stack

![](_page_28_Figure_4.jpeg)

![](_page_28_Picture_5.jpeg)

- Any other existing thread must
  - be in kernel mode (on a uni processor),
  - and have a similar stack layout to the stack we are currently using

![](_page_29_Figure_4.jpeg)

- We save the current SP in the PCB (or TCB), and load the SP of the target thread.
  - Thus we have switched contexts

![](_page_30_Figure_3.jpeg)

 Load the target thread's previous context, and return to C

![](_page_31_Figure_2.jpeg)

• The C continues and (in this example) returns to user mode.

![](_page_32_Figure_2.jpeg)

The user-level context is restored

![](_page_33_Figure_2.jpeg)

• The user-level SP is restored

Kernel SP

![](_page_34_Figure_3.jpeg)

# The Interesting Part of a Thread Switch

What does the "push kernel state" part do???

Kernel SP

![](_page_35_Figure_3.jpeg)

```
OS/161 md switch
md switch(struct pcb *old, struct pcb *nu)
{
  if (old==nu) {
       return;
   }
   /*
   * Note: we don't need to switch curspl, because splhigh()
   * should always be in effect when we get here and when we
   * leave here.
   */
  old->pcb kstack = curkstack;
  old->pcb ininterrupt = in interrupt;
  curkstack = nu->pcb kstack;
  in interrupt = nu->pcb ininterrupt;
  mips switch(old, nu);
```

![](_page_36_Picture_1.jpeg)

}

# OS/161 mips\_switch

```
mips switch:
   /*
    * a0 contains a pointer to the old thread's struct pcb.
    * al contains a pointer to the new thread's struct pcb.
    *
    * The only thing we touch in the pcb is the first word, which
    * we save the stack pointer in. The other registers get saved
    * on the stack, namely:
    *
           s0-s8
    *
    *
           gp, ra
    *
    * The order must match arch/mips/include/switchframe.h.
    */
   /* Allocate stack space for saving 11 registers. 11*4 = 44 */
```

addi sp, sp, -44

THE UNIVERSITY OF NEW SOUTH WALES

## OS/161 mips\_switch

/*	Save	the registers */	
	SW	ra, 40(sp)	Save the registers
	SW	gp, 36(sp)	Save the registers
	SW	s8, 32(sp)	that the 'C'
	SW	s7, 28(sp)	procedure calling
	SW	s6, 24(sp)	
	SW	s5, 20(sp)	convention
	SW	s4, 16(sp)	expects preserved
	SW	s3, 12(sp)	
	SW	s2, 8(sp)	
	SW	s1, 4(sp)	
	SW	s0, 0(sp)	
	/* s	tore the old stack pointer in the	e old pcb */

![](_page_38_Picture_2.jpeg)

รพ

sp, 0(a0)

# OS/161 mips\_switch

/*	Get the	e new stack pointe	er from the new pcb */
	lw	sp, 0(a1)	
	nop	/* del	ay slot for load */
/*	Now, r	estore the registe	ers */
	lw	s0, 0(sp)	
	lw	s1, 4(sp)	
	lw	s2, 8(sp)	
	lw	s3, 12(sp)	
	lw	s4, 16(sp)	
	lw	s5, 20(sp)	
	lw	s6, 24(sp)	
	lw	s7, 28(sp)	
	lw	s8, 32(sp)	
	lw	gp, 36(sp)	
	lw	ra, 40(sp)	
	nop		/* delay slot for load */
	/* and	return. */	
	j ra		
	addi	sp, sp, 44	/* in delay slot */
	.end m	ips_switch	
_			

![](_page_39_Picture_2.jpeg)

![](_page_40_Figure_0.jpeg)