

























































TLB effect Without TLB Average number of physical memory references per virtual reference 2 With TLB (assume 99% hit ratio) Average number of physical memory references per virtual reference .99 * 1 + 0.01 * 2 1.01

COMP3231 04s1

THE UNIVERSITY OF NEW SOUTH WALES 29

MIPS R3000 TLB								
31 12	1	1			6	5	0	
VPN	A	SID				0		
EntryHi Register (TLB key fields)								
31 12	1		10	9	8	7	0	
PFN	N		D	V	G	0		
EntryLo Register (TLB data fields) • N = Not cacheable • V = valid bit • D = Dirty = Write protect • 64 TLB entries • G = Global (ignore ASID in lookup) • Accessed via software through Cooprocessor 0 registers – EntryHi and EntryLo								
THE UNIVERSITY OF COMP3231 04s1					31			

R3000 Address Space Layout	0xFFFFFFF 0xC0000000	kseg2
 kuseg: – 2 gigabytes 	0xA0000000	kseg1
 TLB translated (mapped) Cacheable (depending on 'N' bit) user-mode and kernel mode 	0x80000000	kseg0
accessible – Page size is 4K THE UNIVERSITY OF COMP3231	0.4	kuseg
THE UNIVERSITY OF COMP3231	0x00000000	

	Address e Layout	0xFFFFFFF 0xC0000000	kseg2
 Switching processes switches the translation 		0xA0000000	kseg1
(page table) for kuseg	, 0x80000000	kseg0
Proc 1 kuseg	Proc 2 kuseg	^{04s1} 0x00000000	Proc 3 kuseg





