





TLB Miss Typ	e Ultrix	OSF/1	Mach 3.0
L1U	16	20	20
L1K	333	355	294
L2	494	511	407
L3		354	286
Modify	375	436	499
Invalid	336	277	267
This table shows th service different typ was used to collect	Costs for Differ e number of machine bes of TLB misses. 1 a 128K-entry histogra hiss types into the sb	cycles (at 60 ns o determine the um of timings for	/cycle) required se costs, Mons each type of mi
This table shows th service different typ was used to collect We separate TLB n	e number of machine bes of TLB misses. 1 a 128K-entry histogra	cycles (at 60 ns o determine the rm of timings for categories desc ause it implement	/cycle) required se costs, Mons each type of mi ribed below. No
This table shows th service different typ was used to collect. We separate TLB n that Uitrix does not table.	e number of machine bes of TLB misses. 1 a 128K-entry histogra hiss types into the sb have L3 misses bec	oycles (at 60 ns o determine the am of timings for a categories desc ause it implement 1 user PTE.	/cycle) required se costs, Mons each type of mis ribed below. No
This table shows the service different typ was used to collect We separate TLB in that Ultrix does not table. L1U	e number of machine pes of TLB misses, 1 a 128K-entry histogra hist types into the ab have L3 misses bec TLB miss on a level	cycles (at 60 ns o determine the um of timings for categories desc ause it implement 1 user PTE. 1 kernel PTE. PTE. This can	/cycle) required se costs, Mons each type of mi ribed below. No nts a 2-level pa
This table shows th service different typ was used to collect We separate TLB n that URInk does not table. L1U L1K	e number of machine ses of TLB misses. I a 128K-entry histogra hiss types into the sis have L3 misses bec TLB miss on a level TLB miss on a level TLB miss on level 2	oycles (at 60 ns to determine the um of timings for categories desc ause it implement 1 user PTE. 1 kernel PTE. PTE. This can r PTE. I 3 PTE. Can oc	/cycle) required se costs, Mons each type of mit ribed below. No nts a 2-level pa only occur after
This table shows th service different by was used to collect We separate TLB n that Uitrix does not table. L1U L1K L2	e number of machine es of TLB misses. T a 128K-entry histogri his types into the si have L3 misses bec TLB miss on a level TLB miss on a level TLB miss on a level TLB miss on a level TLB miss on a level	cycles (at 60 ns io determine the um of timings for categories desc ause it implement 1 user PTE. 1 kernel PTE. 1 kernel PTE. 1 s PTE. This can or PTE. 1 s PTE. Can co st 1 kernel miss.	/cycle) required se costs, Mons each type of mit ribed below. No nts a 2-level pa only occur after









Measurement Results											
System	Total Run Time (sec)	LIU	L1K	12	L3	Invalid	Modify	Total			
Ultrix	583	9,021,420	135,847	3,828		16,191	115	9,177,401			
OSF/1	892	9,817,502	1,509,973	34,972	207,163	79,299	42,490	11,691,398			
Mach3	975	21,466,165	1,682,722	352,713	556,264	165,849	125,409	24,349,121			
Mach3+AFSin	1,371	30,123,212	2,493,283	330,803	690,441	168,429	127,245	33,933,413			
Mach3+AFSOut	1,517	31,611,047	2,712,979	1,042,527	987,648	168,128	127,505	36,649,834			
System	Total TLB Service Time (sec)	L1U	Table 5: Nur L1K	L2	Alisses L3	Invalid	Modify	% of Total Run Time			
Ultrix	11.82	8.66	2.71	0.11		0.33	0.00	2.03%			
OSF/1	51.85	11.78	32.16	1.07	4.40	1.32	1,11	5.81%			
Mach3	80.01	25.76	29.68	8.61	9.55	2.66	3,75	8.21%			
Mach3+AFSin	106.56	36.15	43.98	8.08	11.85	2.70	3.81	7.77%			
Mach3+AFSOut	134.71	37.93	47.86	25.46	16.95	2.69	3.82	8.88%			
stu	nese tables show the n udled. In Ultrix, most of	umber of TLB mis	ses and amount	a is spent servicing	ing TLB misses	for each of the op 5. However, for OS fodify misses is di	F/1 and various				

