




Note: Some implementations store disk block numbers of non-resident pages in the page table (with valid bit *Unset*)


THE UNIVERSITY OF REW SOUTH WALES

10












Address Translation

- Every (virtual) memory address issued by the CPU must be translated to physical memory
 - Every load and every store instruction
 - Every instruction fetch
- · Need Translation Hardware
- In paging system, translation involves replace page number with a frame number









Page Tables

- · Assume we have
 - 64-bit virtual address (humungous address space)
 - 4 KByte page size
 - How many page table entries do we need for one process?
- Problem:
 - Page table is very large
 - Access has to be fast, lookup for every memory reference
 - Where do we store the page table?
 - Registers?
 - Main memory?




19


Page Tables


- Page tables are implemented as data structures in main memory
- Most processes do not use the full 4GB address space
 e.g., 0.1 1 MB text, 0.1 10 MB data, 0.1 MB stack
- We need a compact representation that does not waste space
 - But is still very fast to search
- · Three basic schemes
 - Use data structures that adapt to sparsity
 - Use data structures which only represent resident pages
 - Use VM techniques for page tables (details left to extended OS)





20











Inverted Page Table (IPT)

- "Inverted page table" is an array of page numbers sorted (indexed) by frame number (it's a frame table).
- Algorithm
 - Compute hash of page number
 - Extract index from hash table
 - Use this to index into inverted page table
 - Match the PID and page number in the IPT entry
 - If match, use the index value as frame # for translation
 - If no match, get next candidate IPT entry from chain field
 - If NULL chain entry \Rightarrow page fault



26

Properties of IPTs

- · IPT grows with size of RAM, NOT virtual address space
- Frame table is needed anyway (for page replacement, more later)
- Need a separate data structure for non-resident pages
- Saves a vast amount of space (especially on 64-bit systems)
- · Used in some IBM and HP workstations



THE UNIVERSITY OF NEW SOUTH WALES


Given *n* processes

- how many page tables will the system have for
 - 'normal' page tables
 - inverted page tables?



27

Another look at sharing...




VM Implementation Issue

- · Problem:
 - Each virtual memory reference can cause two physical memory accesses
 - · One to fetch the page table entry
 - · One to fetch/store the data
 - ⇒Intolerable performance impact!!
- · Solution:
 - High-speed cache for page table entries (PTEs)
 - Called a translation look-aside buffer (TLB)
 - · Contains recently used page table entries
 - · Associative, high-speed memory, similar to cache memory
 - May be under OS control (unlike memory cache)



3



Translation Lookaside Buffer

- Given a virtual address, processor examines the TLB
- If matching PTE found (TLB hit), the address is translated
- Otherwise (TLB miss), the page number is used to index the process's page table
 - If PT contains a valid entry, reload TLB and restart
 - Otherwise, (page fault) check if page is on disk
 - If on disk, swap it in
 - Otherwise, allocate a new page or raise an exception



33

TLB properties

- Page table is (logically) an array of frame numbers
- TLB holds a (recently used) subset of PT entries
 - Each TLB entry must be identified (tagged) with the page # it translates
 - Access is by associative lookup:
 - All TLB entries' tags are concurrently compared to the page #
 - TLB is associative (or content-addressable) memory

| page # | frame # | V | W |
|------------|---------|---|---|
| | | ٠ | |
| | | | |

TLB properties

- · TLB may or may not be under direct OS control
 - Hardware-loaded TLB
 - On miss, hardware performs PT lookup and reloads TLB
 - Example: x86, ARM
 - Software-loaded TLB
 - On miss, hardware generates a TLB miss exception, and exception handler reloads TLB
 - Example: MIPS, Itanium (optionally)
- TLB size: typically 64-128 entries
- Can have separate TLBs for instruction fetch and data access
- TLBs can also be used with inverted page tables (and others)



35

TLB and context switching

- TLB is a shared piece of hardware
- Normal page tables are per-process (address space)
- TLB entries are process-specific
 - On context switch need to flush the TLB (invalidate all entries)
 - high context-switching overhead (Intel x86)
 - or tag entries with address-space ID (ASID)
 - called a tagged TLB
 - used (in some form) on all modern architectures
 - TLB entry: ASID, page #, frame #, valid and write-protect bits



THE UNIVERSITY C NEW SOUTH WALE

36

