Learning Outcomes

- An appreciation that the abstract interface to the system can be at different levels.
 - Virtual machine monitors (VMMs) provide a lowlevel interface
- · An understanding of trap and emulate
- Knowledge of the difference between type 1 (native) and type 2 VMMs (hosted)



Virtual Machines

References:

Smith, J.E.; Ravi Nair; , "The architecture of virtual machines," Computer , vol.38, no.5, pp. 32- 38, May 2005


Chapter 7 – 7.3 Textbook "Modern Operating Systems", 4^{th} ed. All of chapter 7, if you're interested.



Observations


- Operating systems provide well defined interfaces
 - Abstract hardware details
 - Simplify
 - Enable portability across hardware differences
- Hardware instruction set architectures are another will defined interface
 - Example AMD and Intel both implement (mostly) the same ISA
 - Software can run on both





Instruction Set Architecture


- Interface between software and hardware
 - label 3 + 4
- Divided between privileged and un-privileged parts
 - Privileged a superset of the unprivileged






Application Binary Interface

- - Label 2+4
- Consists of system call interface + un-privileged ISA



THE UNIVERSITY OF NEW SOUTH WALES



Some Interface Goals


- Support deploying software across all computing platforms.
 - E.g. software distribution across the Internet
- Provide a platform to securely share hardware resources.
 - E.g. cloud computing




OS is an extended virtual machine


- Multiplexes the "machine" between applications
 - Time sharing, multitasking, batching
- · Provided a higher-level machine for
 - Ease of use
 - Portability
 - Efficiency
 - Security
 - Etc....

THE UNIVERSITY OF NEW SOUTH WALES





Comparing Conventional code execution versus Emulation/Translation HLL program Compiler front end Compiler Compiler Intermediate code Compiler back end Object code Distribution Virtual memory image VM interpreter/compiler (a) Memory image (b) Host instructions



JAVA and the Interface Goals

- Support deploying software across all computing platforms.
- Provide a platform to securely share hardware resources.

THE UNIVERSITY OF NEW SOUTH WALES

Issues

- Legacy applications
- No isolation nor resource management between applets
- Security
 - Trust JVM implementation? Trust underlying OS?
- · Performance compared to native?



Is the OS the "right" level of extended machine?

- Security
 - Trust the underlying OS?
- · Legacy application and OSs
- Resource management of existing systems suitable for all applications?
 - Performance isolation?
- What about activities requiring "root" privileges





Virtual Machine Monitors


Also termed a hypervisor


- Provide scheduling and resource management
- Extended "machine" is the actual machine interface.


THE UNIVERSITY OF NEW SOUTH WALES














Gerald J. Popek and Robert P. Goldberg (1974). "Formal Requirements for Virtualizable Third Generation Architectures". Communications of the ACM 17 (7): 412 –421.

- Sensitive Instructions
 - The instructions that attempt to change the configuration of the processor.
 - The instructions whose behaviour or result depends on the configuration of the
- Privileged Instructions
 - Instructions that trap if the processor is in user mode and do not trap if it is in system mode.
- Theorem
 - Architecture is virtualisable if sensitive instructions are a subset of privileged instructions.



Example: mtc0/mfc0 MIPS

- mfc0: load a value in the system coprocessor
 - Can be used to observer processor configuration
- mtc0: store a value in the system coprocessor
 - Can be used to change processor configuration
- · Example: disable interrupts

mfc0 r1, C0_Status

andi r1, r1, CST_IEc

- mtc0 r1, C0_Status
 Sensitive?
- Privileged?
- THE UNIVERSITY OF NEW SOUTH WALES

Approach: Trap & Emulate?



Example: cli/sti x86

- · CLI: clear interrupt flag
 - Disable interrupts
- STI: set interrupt flags
 - Enable interrupts
- · Sensitive?
- Privileged?



X86 POPF



- Pop top of stack and store in EFLAGS register
 - IF bit disables interrupts



X86 POPF

- Is not privileged (does not trap)
 - In kernel mode enable/disables interrupts
 - In user-mode silently ignored
- POPF is not virtualisable
- X86 (pre VT extensions) is not virtualisable



