

**Cache Consistency** 

invalidate appropriate entries on other caches

CPU

(b)

М

11

· Cache consistency is usually handled by

- Writes to one cache propagate to, or

- Cache transactions also consume bus


Cache

CPU


the hardware.


bandwidth

THE UNIVERSITY OF NEW SOUTH WALES



10








Bus Based UMA
With only a single shared bus, scalability is limited by the bus bandwidth of the single bus


Caching only helps so much


Alternative bus architectures do exist.








































Symmetric Multiprocessors (SMP) Better alternative: identify largely independent parts of the kernel and make each of them their own critical section - Allows more parallelism in the kernel Issue: Difficult task Code is mostly similar to uniprocessor code Hard part is identifying independent parts that don't interfere with each other CPU 1 CPU 2 CPU 3 CPU 4 1/0 Runs users and hared OS Runs isers and nared O Runs sers and nared OS Runs sers and hared OS os 🗖 27





























**Test-and-Set** · Hardware guarantees that the instruction executes atomically. • Atomically: As an indivisible unit. - The instruction can not stop half way through COMP3231 04s1 38 THE UNIVERSITY OF NEW SOUTH WALES 38











































## THE UNIVERSITY OF NEW SOUTH WALES






















Confirmed Trade-off

Output

O



