Professor
Associate HoS
| Office | K17 501L |
|---|---|
| Phone | +61 2 9385 4889 (Internal: x54889) |
| Fax | +61 2 9385 5995 (Internal: x55995) |
|
|
| School of Computer Science and Engineering The University of New South Wales Sydney 2052, Australia |
Update your CSE Profile or your Publications in myCSE.
|
Toward harnessing DOACROSS parallelism for multi-GPGPUs
p di, Q Wan, X Zhang, H Wu, J Xue, Proceedings of the International Conference on Parallel Processing, . IEEE Computer Society, Los Alamitos, Calif., 2010 |
|
Software-hardware cooperative DRAM bank partitioning for chip multiprocessors
W Mi, X Feng, J Xue, Y Jia, Y Jia, , . Springer-Verlag, Berlin, Germany, 2010 |
|
Scratchpad memory allocation for data aggregates via interval coloring in superperfect graphs
L Li, J Xue, J Knoop, ACM Transactions on Embedded Computing Systems (TECS), . ACM, New York, NY, USA, 2010, pages 28:1 - 28:42 |
|
Reuse-Aware Modulo Scheduling for Stream Processors
L Wang, J Xue, X Yang, Design, Automation and Test in Europe, . European Design and Automation Association, 3001 Leuven, Belgium, Belgium, 2010 |
|
Optimal WCET-aware code selection for scratchpad memory
H Wu, J Xue, S Parameswaran, 6th Embedded Systems Week 2010, ESWEEK 2010 - 10th ACM International Conference on Compilers, Architecture and Synthesis for Embedded Systems, EMSOFT 10, . , 2010 |
|
Loop Recreation for Thread-Level Speculation on Multicore Processors
L Gao, T Ngai, J Xue, Software-Practice and Experience, . John Wiley & Sons Ltd, Chichester, W Sussex, England, 2010, pages 45 - 72 |
|
Level by Level: Making Flow- and Context-Sensitive Pointer Analysis Scalable for Millions of Lines of Code
Y Lu, J Potter, H Yu, J Xue, W Huo, X Feng, Z Zhang, , . ACM, New York, NY, USA, 2010 |
|
Improving scratchpad allocation with demand-driven data tiling
L Lin, L Li, X Yang, T Ngai, L Wang, J Xue, T Tang, X Ren, S Ye, , . ACM New York, NY, USA, 2010 |
|
Gather/scatter hardware support for accelerating Fast Fourier Transform
A Ku, J Xue, Y Guan, Journal of Systems Architecture, . Elsevier Science BV, Amsterdam, Netherlands, 2010, pages 667 - 684 |
|
Exploiting the reuse supplied by loop-dependent stream references for stream processors
X Yang, J Xue, Y Zhang, X Lu, I Rogners, G Li, G Wang, X Fan, ACM Transactions on Architecture and Code Optimization, . ACM, New York, NY, USA, 2010, pages 11:1 - 11:35 |
|
PARBLO: Page-Allocation-Based DRAM Row Buffer Locality Optimization
W Mi, X Feng, Y Cang, L Chen, J Xue, Journal of Computer Science and Technology, . Science China Press, 2009, pages 1086 - 1097 |
|
Ownership Downgrading for Ownership Types
Y Lu, J Potter, J Xue, Lecture Notes In Computer Science; Vol. 5904: Proceedings of the 7th Asian Symposium on Programming Languages and Systems, . Springer-Verlag, 2009 |
|
Optimal Loop Parallelization for Maximizing Iteration-Level Parallelism
D Liu, Z Shao, M Wang, M Guo, J Xue, International Conference on Compilers, Architecture and Synthesis for Embedded Systems archive Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, . ACM, 2009 |
|
Exploiting Speculative TLP in Recursive Programs by Dynamic Thread Prediction
L Gao, L Li, J Xue, T Ngai, Proceedings of the 18th International Conference on Compiler Construction: Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2009, . Springer-Verlag, 2009 |
|
Compiler-directed scratchpad memory management via graph coloring
L Li, H Feng, J Xue, ACM Transactions on Architecture and Code Optimization, . ACM Press, 2009 |
|
Compatibility Graph Coloring for Optimizing Utilization Of Stream Register files in Stream processors
X Yang, L Wang, J Xue, Y zhang, Y Deng, Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP, . ACM, 2009 |
|
A CACHE-EFFICIENT PARALLEL GAUSS-SEIDEL SOLVER WITH ALTERNATING TILING
p di, J Xue, c hu, j zhou, ICPADS archive Proceedings of the 2009 15th International Conference on Parallel and Distributed Systems, . IEEE Computer Society, 2009 |
|
Thread sensitive module scheduling for multicore processors
G Lin, Q Nguyen, L Li, J Xue, 37th international conference on parallel processing, Proceedings, L. O'Conner. IEEE computer society, Los Alamitos, CA, USA, 2008, pages pp. 132 - 140 - |
|
Thread sensitive module scheduling for multicore processors
L Lin, Q Nguyen, L Li, J Xue, 37th international conference on parallel processing, L. O'Conner. , 2008 |
|
Optimizing scientific application loops on stream processors
J Xue, Y Deng, ACM Sigplan Notices, . ACM, New York, 2008, pages pp. 161 - 170 - [More Info] |
|
Optimizing scientific application loops on stream processors
J Xue, ACM Sigplan Notices, . Association of Computing Machinery, 2008 |
|
Minimal placement of bank selection instructions for partitioned memory architectures
J Xue, ACM Transactions on Embedded Computing Systems, . ACM, New York, 2008, pages pp. 1 - 32 - [More Info] |
|
Minimal placement of bank selection instructions for partitioned memory architectures
B Scholz, B Burgstaller, J Xue, ACM Transactions on Embedded Computing Systems, . , 2008, pages 1 - 32 |
|
Improving the parallelism of iterative methods by aggressive loop fusion
J Xue, Journal of Supercomputing, . Springer-Verlag, Netherlands, 2008, pages pp. 147 - 164 - [More Info] |
|
Improving the parallelism of iterative methods by aggressive loop fusion
J Xue, M Guo, D Wei, Journal of Supercomputing, . Kluwer Academic Publ, 2008, pages 147 - 164 |
|
Hardware support for efficient sparse matrix vector multiplication
A Ku, J Kuo, J Xue, 2008 IEEE/IFIP international conference on embedded and ubiquitous computing, Proceedings, Cheng-Zhong Xu. , 2008 |
|
Factorization of singular integer matrices
J Xue, Linear Algebra and its Applications, . Elsevier, Netherlands, 2008, pages pp. 1046 - 1055 - [More Info] |
|
Factorization of singular integer matrices
J Xue, P Lenders, Linear Algebra and its Applications, . Elsevier Science Inc, 2008, pages 1046 - 1055 |
|
Advances in high performance computing
J Xue, Journal of Supercomputing, . , 2008, pages pp. 105 - 106 - |
|
Advances in high performance computing
M Guo, J Xue, Journal of Supercomputing, . Kluwer Academic Publ, 2008, pages 105 - 106 |
|
ACS: an addressless configuration support for efficient partial reconfigurations
J Kuo, A Ku, J Xue, O Diessel, U Malik, International conference on field-programmable technology, Proceedings, T. El-Ghazawi, et al.. , 2008 |
|
A gather/scatter hardware support for efficient fast Fourier transform
A Ku, J Kuo, J Xue, ACSAC 2008 13th IEEE Asia-Pacific computer systems architecture conference, . , 2008 |
|
Validity Invariants And Effects
Y Lu, J Potter, J Xue, ECOOP 2007---Object oriented programming, E. Ernst. Springer, Berlin, 2007, pages pp. 202 - 227 - |
|
Validity invariants and effects
Y Lu, J Potter, J Xue, 21st European conference on object oriented programming, E. Ernst. , 2007 |
|
Trace-Based Leakage Energy Optimisations At Link Time
L Li, J Xue, Journal of Systems Architecture, . , 2007, pages pp. 1 - 20 - [More Info] |
|
Trace-based leakage energy optimisations at link time
L Li, J Xue, Journal of Systems Architecture, . Elsevier Science BV, 2007, pages 1 - 20 |
|
Toward Automatic Data Distribution For Migrating Computations
L Pan, J Xue, M Lai, M Dillencourt, L Bic, 2007 International conference on parallel processing, Proceedings, . IEEE computer society, USA, 2007, pages p. 27 - |
|
Toward automatic data distribution for migrating computations
L Pan, J Xue, M Lai, M Dillencourt, L Bic, 2007 International conference on parallel processing, . , 2007 |
|
Scratchpad Allocation For Data Aggregates In Superperfect Graphs
L Li, Q Nguyen, J Xue, 2007 ACM conference on languages, compilers and tools for embedded systems, Proceedings, S. Pande and Z. Li. ACM press, New York, USA, 2007, pages pp. 207 - 216 - |
|
Scratchpad allocation for data aggregates in superperfect graphs
L Li, Q Nguyen, J Xue, 2007 ACM conference on languages, compilers and tools for embedded systems, S. Pande and Z. Li. , 2007 |
|
Loop Recreation For Thread-Level Speculation
G Lin, L Li, J Xue, T Ngai, 2007 international conference on parallel and distributed systems, Proceedings, C. King. IEEE computer society, 2007, pages pp. 1 - 10 - |
|
Loop recreation for thread-level speculation
L Gao, L Li, J Xue, T Ngai, 13th International Conference on Parallel and Distributed Systems (ICPADS 2007), C. King. , 2007 |
|
Interprocedural Side-Effect Analysis For Incomplete Object-Oriented Software Modules
J Xue, P Nguyen, J Potter, Journal of Systems Software, . Elsevier, The Netherlands, 2007, pages pp. 92 - 105 - [More Info] |
|
Interprocedural side-effect analysis for incomplete object-oriented software modules
J Xue, P Nguyen, J Potter, Journal of Systems and Software, . Elsevier Science Inc, 2007, pages 92 - 105 |
|
Data Cache Locking For Tight Timing Calculations
X Vera, B Lisper, J Xue, ACM transactions on embedded computing systems, . ACM, New York, USA, 2007, pages pp. 1 - 38 - |
|
Data cache locking for tight timing calculations
X Vera, B Lisper, J Xue, ACM Transactions on Embedded Computing Systems, . , 2007, pages 1 - 38 |
|
Trace-Based Cache Leakage Reduction At Link Time
J Xue, L Li, Advances in computer systems architecture, 11th Asia-Pacific conference, Proceeidngs, C. Jesshope, C. Egan. Springer, Germany, 2006, pages pp. 175 - 189 - |
|
Trace-based cache leakage reduction at link time
L Li, J Xue, Advances in computer systems architecture, 11th Asia-Pacific conference, C. Jesshope, C. Egan. , 2006 |
|
Partial Dead Code Elimination On Predicated Code Regions
J Xue, Q Cai, G Lin, Software -- Practice and Engineering, R.N. Horspool & A.J. Wellings. John Wiley & Sons, Inc., USA, 2006, pages pp. 1655 - 1685 - |
|
Partial dead code elimination on predicated code regions
J Xue, Q Cai, L Lin, Journal of Systems Architecture, . Elsevier Science BV, 2006, pages 1655 - 1685 |
|
Minimizing Bank Selection Instructions For Partitioned Memory Architectures
B Scholz, B Burgstaller, J Xue, Proceedings of the 2006 International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, Krisztian Flautner and Taewhan Kim. ACM Press, New York, USA, 2006, pages pp. 201 - 211 - |
|
Minimizing Bank Selection Instructions for Partitioned Memory Architectures
B Scholz, B Burgstaller, J Xue, International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, Krisztian Flautner and Taewhan Kim. , 2006 |
|
Instruction Scheduling With Release Times And Deadlines On Ilp Processors
H Wu, J Jaffar, J Xue, 12th IEEE international conference on embedded and real-time computing systems, Proceedings, S. Petters, S. Hong. IEEE, Los Alamitos, CA, USA, 2006, pages pp. 51 - 60 - |
|
Instruction scheduling with release times and deadlines on ILP processors
H Wu, J Jaffar, J Xue, 12th IEEE international conference on embedded and real-time computing systems, S. Petters, S. Hong. , 2006 |
|
Coopstream: A Cooperative Cache Based Streaming Schedule Scheme For On-Demand Media Services On Overlay Networks
B Bao, M Guo, J Xue, International conference on parallel processing, Proceedings, W. Feng. IEEE computer society, USA, 2006, pages pp. 577 - 584 - |
|
CoopStream: a cooperative cache based streaming schedule scheme for on-demand media services on overlay networks
B Ye, M Guo, J Xue, International conference on parallel processing, W. Feng. , 2006 |
|
Code Tiling: One Size Fits All
J Xue, Q Huang, High-performance computing: paradigm and infrastructure, L. Yang, M. Guo. Wiley, USA, 2006 |
|
Code tiling: one size fits all
J Xue, Q Huang, High-performance computing: paradigm and infrastructure, L. Yang, M. Guo. Wiley & Sons, 2006, pages 219 - 240 |
|
A Lifetime Optimal Algorithm For Speculative Pre
J Xue, Q Cai, ACM Transactions on Architecture and Code Optimization, Brad Calder and Dean Tullsen. ACM Press, New York, USA, 2006, pages pp. 115 - 155 - |
|
A lifetime optimal algorithm for speculative PRE
J Xue, Q Cai, ACM Transactions on Architecture and Code Optimization, . ACM Press, 2006, pages 115 - 155 |
|
A Fresh Look At Pre As A Maximum Flow Problem
J Xue, J Knoop, International conference on compiler construction, A. Mycroft, A. Zeller. Springer Verlag, Germany, 2006, pages pp. 139 - 154 - |
|
A fresh look at PRE as a maximum flow problem
J Xue, J Knoop, 15th international conference on compiler construction, A. Mycroft, A. Zeller. , 2006 |
|
Special Section On Advanced Computer Systems Architecture - Forward
P Yew, J Xue, Journal of Computer Science and Technology, . Science Press, Beijing, 2005 |
|
Special section on advanced computer systems architecture - Forward
P Yew, J Xue, Journal of Computer Science and Technology, . Science China Press, 2005 |
|
Memory Coloring: A Compiler Approach For Scratchpad Memory Management
L Li, J Xue, G Lin, Proceedings of the 14th International conference on parallel architectures and compilation, . IEEE computer society, Los alamitos, CA, USA, 2005, pages pp. 329 - 338 - |
|
Memory coloring: a compiler approach for scratchpad memory management
L Li, L Gao, J Xue, 1th International conference on parallel architectures and compilation, K. McKinley. , 2005 |
|
Interprocedural Side-Effect Analysis And Optimisation In The Presence Of Dynamic Class Loading
P Nguyen, J Xue, Computer science 2005: 28th australasian computer science conference, . Australian computer society inc, Flinders university, 2005, pages pp. 9 - 18 - |
|
Interprocedural side-effect analysis and optimisation in the presence of dynamic class loading
P Nguyen, J Xue, 28th Australasian computer science conference ACSC 2005, V. Estivill-Castro. , 2005 |
|
Improving The Performance Of Gcc By Exploiting Ia-64 Architectural Features
X Yang, J Xue, C Yang, Advances in Computer systems architecture, 10 Asia-Pacific conference, . Springer-Verlag Berlin, Berlin, 2005, pages pp. 236 - 251 - |
|
Improving the performance of GCC by exploiting IA-64 architectural features
X Yang, J Xue, C Yang, Agent Computing and Multi-Agent Systems, Abdallah, Jones, Roscoe, Sanders. Springer, 2005 |
|
Enabling Loop Fusion And Tiling For Cache Performance By Fixing Fusion-Preventing Data Dependencies
J Xue, Q Huang, M Guo, Proceedings of the 2005 international conference on parallel processing, . IEEE computer society, Los Alamitos, CA, USA, 2005, pages pp. 107 - 115 - |
|
Enabling loop fusion and tiling for cache performance by fixing fusion-preventing data dependencies
J Xue, Q Huang, M Guo, 2005 international conference on parallel processing, W. Feng, J. Duato. , 2005 |
|
Completeness Analysis For Incomplete Object-Oriented Programs
J Xue, P Nguyen, Compiler construction, . Springer-Verlag Berlin, Berlin, Germany, 2005, pages pp. 271 - 286 - |
|
Completeness analysis for incomplete object-oriented programs
J Xue, P Nguyen, 2005 international conference on compiler construction, R. Bodik. , 2005 |
|
Aggressive Loop Fusion For Improving Locality And Parallelism
J Xue, Parallel and distributed processing and applications, . Springer-Verlag Berlin, Berlin, 2005, pages pp. 224 - 238 - |
|
Aggressive loop fusion for improving locality and parallelism
J Xue, Agent Computing and Multi-Agent Systems, Abdallah, Jones, Roscoe, Sanders. Springer, 2005 |
|
Region-Based Partial Dead Code Elimination On Predicated Code
Q Cai, L Gao, J Xue, Compiler Construction: 13th International Conference, E. Duesterwald. Springer, Germany, 2004, pages pp. 150 - 166 - |
|
Region-Based Partial Dead Code Elimination on Predicated Code
Q Cai, L Gao, J Xue, 13th International Conference on Compiler Construction , E. Duesterwald. , 2004 |
|
Interprocedural Side-Effect Analysis And Optimisation In The Presence Of Dynamic Class Loading
P Nguyen, J Xue, Proceedings of the 28th Australasian Computer Science Conference (ACS2005), Vladimir Estivill-Castro. Australian Computer Society Inc., Australia, 2004, pages pp. 9 - 18 - |
|
Efficient And Accurate Analytical Modeling Of Whole-Program Data Cache Behaviour
J Xue, X Vera, IEEE Transactions on Computers, Virtor K. Prasanna. IEEE, USA, 2004, pages pp. 547 - 566 - |
|
Efficient and Accurate Analytical Modeling of Whole-Program Data Cache Behaviour
J Xue, X Vera, IEEE Transactions on Computers, . IEEE Computer Soc, 2004, pages 547 - 566 |
|
A Trace-Based Binary Compilation Framework For Energy-Aware Computing
J Xue, L Li, Proceedings of the 2004 ACM SIGPLAN/SIGBED Conference on Language, Compilers, and Tools for Embedded Systems (LCTES'04), R. Cytron. ACM, USA, 2004, pages pp. 95 - 106 - |
|
A trace-based binary compilation framework for energy-aware computing
L Li, J Xue, Language, Compilers, and Tools for Embedded Systems, R. Cytron. , 2004 |
|
A Comparative Study Of Web Application Design Models Using The Java Technologies
B Kurniawan, J Xue, Advanced Web Technologies and Applications, Jeffery Yu, et al. Springer Verlag, Germany, 2004, pages pp. 711 - 721 - |
|
A Comparative Study of Web Application Design Models Using the Java Technologies
B Kurniawan, J Xue, 6th Asia-Pacific Web Conference 2004, Jeffery Yu, et al. , 2004 |
|
Strength Reduction for Loop-Invariant Types
P Nguyen, J Xue, 27th Australasian Computer Science Conference, Vladimir Estivill-Castro. , 2003 |
|
Optimal And Efficient Speculation-Based Partial Redundancy Elimination
Q Cai, J Xue, Int. Symposium on Code Generation and Optimization (CGO'03), W. Wwu. IEEE Computer Society, USA, 2003, pages pp. 91 - 102 - |
|
Optimal and Efficient Speculation-Based Partial Redundancy Elimination
Q Cai, J Xue, International Symposium on Code Generation and Optimization (CGO 2003), W. Wwu. , 2003 |
|
Data Caches In Mutitasking Hard Real-Time Systems
X Vera, B Lisper, J Xue, 24th IEEE International Real-Time Systems Symposium, R. Rajkumar. IEEE Computer Society, USA, 2003, pages pp. 154 - 165 - |
|
Data caches in mutitasking hard real-time systems
X Vera, B Lisper, J Xue, 24th IEEE International Real-Time Systems Symposium, R. Rajkumar. , 2003 |
|
Data Cache Locking For Higher Program Predictability
X Vera, B Lisper, J Xue, Proc of the 2003 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, J. Rexford, W. Sanders. ACM, USA, 2003, pages pp. 272 - 282 - |
|
Data cache locking for higher program predictability
X Vera, B Lisper, J Xue, 2003 Joint International Conference on Measurement and Modeling of Computer Systems, J. Rexford, W. Sanders. , 2003 |
|
Code Tiling For Improving The Cache Performance Of Pde Solvers
Q Huang, J Xue, X Vera, 2003 International Conference on Parallel Processing, P. Sadayyappan and ChSing Yang. IEEE Computer Society, USA, 2003, pages pp. 615 - 624 - |
|
Code Tiling For Improving the Cache Performance of PDE Solvers
Q Huang, J Xue, X Vera, 2003 International Conference on Parallel Processing, P. Sadayyappan and ChSing Yang. , 2003 |
|
Time-Minimal Tiling When Rise Is Larger Than Zero
J Xue, W Cai, Parallel Computing, . Elsevier Sciences B.V., North-Holland, 2002, pages pp. 915 - 936 - |
|
Time-Minimal Tiling When Rise Is Larger Than Zero
J Xue, Parallel Computing, . Elsevier Science BV, 2002, pages 915 - 936 |
|
Space-Time Equations For Non-Unimodular Mappings
J Xue, P Lenders, International Journal of Computer Mathematics, . Taylor and Francis Group, London, 2002, pages pp. 552 - 572 - |
|
Space-Time Equations for Non-Unimodular Mappings
J Xue, International Journal of Computer Mathematics, . Taylor & Francis Ltd, 2002, pages 552 - 572 |
|
Let's Study Whole-Program Cache Behaviour Analytically
J Xue, X Vera, Proceedings of Eighth International Symposium on High-Performane Computer Architecture, David J. Lilja; Pen-Chung Yew. IEEE Computer Society, USA, 2002, pages pp. 176 - 185 - |
|
Let`s Study Whole-Program Cache Behaviour Analytically
J Xue, 8th International Symposium on High-Performance Computer Architecture, David J. Lilja; Pen-Chung Yew. , 2002 |
|
Eigenvectors-Based Parallelisation Of Nested Loops With Affine Dependences
J Xue, P Lenders, Parallel Algorithms and Applications, . Taylor & Francis, UK, 2002, pages pp. 237 - 248 - |
|
Eigenvectors-Based Parallelisation of Nested Loops with Affine Dependences
J Xue, Parallel Algorithms and Applications, . Taylor & Francis, 2002, pages 237 - 248 |
|
Efficient Compile-Time Analysis Of Cache Behaviour For Programs With If Statements
J Xue, X Vera, 2002 5th International Conference on Algorthms and Archiectures for Parallel Processing, Wanlei Zhou; Xue-Bin Chi; Andrzej Goscinsku; Guo-Jie Li. IEEE Computer Society, USA, 2002, pages pp. 396 - 407 - |
|
Efficient Compile-Time Analysis of Cache Behaviour for Programs with IF Statements
J Xue, 5th International Conference on Algorithms and Architectures for Parallel Processing, W. Zhou, X. Chi, A. Goscinski, G. Li. , 2002 |
|
On Nonsingular Loop Transformations Using Suif's Dependence Abstraction
J Xue, The 2nd international conference on parallel and distributed computing, applications and technologies, Yen-Chun Lin and Hong Shen. Tamkang University, TAIWAN, 2001, pages pp. 331 - 336 - |
|
On Nonsingular Loop Transformations Using SUIF`s Dependence Abstraction
J Xue, 2nd international conference on parallel and distributed computing, applications and technologies, Yen-Chun Lin and Hong Shen. , 2001 |
|
Time-Minimal And Processor-Time-Minimal Loop Tiling
J Xue, 2000 4th International Confernece on Algorithms and Architectures for Parallel Processing, . World Scientific, Singapore, 2000, pages pp. 264 - 280 - |
|
Time-Minimal and Processor-Time-Minimal Loop Tiling
J Xue, 4th International Conference on Algorithms and Architectures for Parallel Processing, Andrzej Goscinski, Horace H S IP, Weiji Jia, Wanlei Zhou. , 2000 |
|
Researching The Modern Army" The Royal Australian Corps Of Transport
E Greenhalgh, P Tang, J Xue, Army Journal, . Army Journal, Packapunyal, 2000, pages pp. 95 - 100 - |
|
Researching the Modern Army: The Royal Australian Corps of Transport
E Greenhalgh, P Tang, J Xue, Army Journal, . Army Journal, 2000, pages 95 - 100 |
|
Optimal Tiling For Loops With Parallelogram Iteration Spaces
S Chen, J Xue, Proceedings of 1st International Conference on Parallel and Distributed Applications and Technologies, . University of Hongkong, Hongkong, 2000, pages pp. 117 - 124 - |
|
Optimal tiling for loops with parallelogram iteration spaces
S Chen, J Xue, 1st International Conference on Parallel and Distributed Applications and Technologies, C. S. Leung, J. Sum, G. L. Wang and G. H. Young. , 2000 |
|
Loop Tiling For Parallelism
J Xue, , . Kluwer Academic Publishers, Boston, 2000 |
|
Loop Tiling for Parallelism
J Xue, Loop Tiling for Parallelism, . Kluwer Academic Publishers, 2000 |
|
Partitioning And Scheduling Loops On Nows
S Chen, J Xue, International Journal of Computer Communications, . Elsevier, The Netherlands, 1999, pages pp. 1017 - 1033 - |
|
Partitioning and Scheduling Loops on NOWs
S Chen, J Xue, Computer Communications, . Elsevier Science BV, 1999, pages 1017 - 1033 |
|
Communication Overhead On Distributed Memory Machines
S Chen, J Xue, The 4th Australian Computer Architecture Conference, . Springer-Verlag, Singapore, 1999, pages pp. 227 - 238 - |
|
Communication Overhead on Distributed Memory Machines
S Chen, J Xue, 4th Australasian Computer Architecture Conference, John Morris. , 1999 |
Update your CSE Profile or your Publications in myCSE.