Topic ID: |
2970 | |
Title: |
Drowsy and Decay Leakage Control for the Register File/Cache Memory Architecture | |
Supervisor: |
Hui Annie Guo | |
Research Area: |
Embedded Systems, Computer architecuture, Low power systems | |
| Associated Staff | ||
|---|---|---|
Assessor: |
Sri Parameswaran | |
| Topic Details | ||
Status: |
Active | |
Type: |
R & D | |
Programs: |
CE | |
Group Suitable: |
No | |
Industrial: |
No | |
Pre-requisites: |
COM3211, COMP3222 | |
Description: |
Leakage power is becoming the dominant portion of the chip power for 100ns CMOS technology and below. To reduce the leakage power, the drowsy or decay approach can be adopted. This project is to investigate how the approach can be effectively used in a hierarchical memory system to reduce its leakage power consumption. | |
Comments: |
-- | |
| Past Student Reports | ||
| No Reports Available. Contact the supervisor for more information.
Check out all available reports in the CSE Thesis Report Library. NOTE: only current CSE students can login to view and select reports to download. |
||