Thesis Topic Details

Topic ID:
3478
Title:
Functional verification of dynamic reconfiguration in Zynq FPGAs
Supervisor:
Oliver Diessel
Research Area:
Reconfigurable computing, Embedded Systems
Associated Staff
Assessor:
Sri Parameswaran
Topic Details
Status:
Active
Type:
Research
Programs:
CS CE SE
Group Suitable:
Yes
Industrial:
No
Pre-requisites:
COMP3211 & COMP3601
Description:
Review & enhance the ReSim library for functionally verifying dynamically reconfigurable systems so that it is suitable for use with the Vivado design suite and Zynq FPGAs.

see http://code.google.com/p/resim-simulating-partial-reconfiguration/
Comments:
--
Past Student Reports
 
No Reports Available. Contact the supervisor for more information.

Check out all available reports in the CSE Thesis Report Library.

NOTE: only current CSE students can login to view and select reports to download.