

Hardware-Assisted Critical Sections

Johannes Åman Pohjola CSE, UNSW Term 2 2022

Where we are at

In the last lecture we introduced efficient algorithms for critical section solutions for N processes.

In this lecture, we will talk more about hardware-assisted critical sections and how they are used to implement a basic unit of synchronisation, called a *lock* or *mutex*.

Machine Instructions

Recall the exchange solution:

bit common $\leftarrow 1$			
bit tp $\leftarrow 0$		bit tq \leftarrow 0	
forever do		forever do	
p_1	non-critical section	q_1	non-critical section
	repeat		repeat
p ₂	XC(tp, common)	q 2	<pre>XC(tq, common);</pre>
p 3	until $tp = 1$	q 3	until tq $=1$
p_4	critical section	q 4	critical section
p_5	XC(tp, common)	q 5	XC(tq, common)

Now let's see the test and set solution:

 $TS(x, y) \equiv x, y := y, 1$ (atomically)

bit common $\leftarrow 0$			
bit tp		bit tq	
forever do		forever do	
p_1	non-critical section	q_1	non-critical section
	repeat		repeat
p ₂	TS(tp, common)	\mathbf{q}_2	TS(tq, common);
p 3	until $tp = 0$	q 3	until $tq = 0$
p_4	critical section	q_4	critical section
p_5	$common \gets 0$	q_5	$common \gets 0$

Locks

The variable *common* is called a *lock* (or *mutex*). A lock is the most common means of concurrency control in a programming language implementation. Typically it is abstracted into an abstract data type, with two operations:

- *Taking* the lock the first exchange (step p_2/q_2)
- *Releasing* the lock the second exchange (step p_5/q_5)

var lock			
forever do forever		ever do	
p ₁	non-critical section	q_1	non-critical section
p ₂	take (lock)	q ₂	take (lock);
p 3	critical section	q 3	critical section
p ₄	release (lock)	q 4	release (lock);

Architectural Problems

In a multiprocessor execution environment, reads and writes to variables initially only read from/write to cache.

In a multiprocessor execution environment, reads and writes to variables initially only read from/write to cache. Writes to shared variables must eventually trigger a write-back to

main memory over the bus.

In a multiprocessor execution environment, reads and writes to variables initially only read from/write to cache.

Writes to shared variables must eventually trigger a write-back to main memory over the bus.

These writes cause the shared variable to be cache invalidated. Each processor must now consult main memory when reading in order to get an up-to-date value.

In a multiprocessor execution environment, reads and writes to variables initially only read from/write to cache.

Writes to shared variables must eventually trigger a write-back to main memory over the bus.

These writes cause the shared variable to be cache invalidated. Each processor must now consult main memory when reading in order to get an up-to-date value.

The problem: Bus traffic is limited by hardware.

In a multiprocessor execution environment, reads and writes to variables initially only read from/write to cache.

Writes to shared variables must eventually trigger a write-back to main memory over the bus.

These writes cause the shared variable to be cache invalidated. Each processor must now consult main memory when reading in order to get an up-to-date value.

The problem: Bus traffic is limited by hardware.

With these instructions...

The processes spin while waiting, writing to shared variables on each spin. This quickly causes the bus to become jammed, and can delay processes from releasing the lock (c.f. the *thundering herd* problem).

The solution?

Johannes will demonstrate in Promela the test-and-test-and-set solution (and a similar approach for exchange).

Dining Philosophers



Five philosophers sit around a dining table with a huge bowl of spaghetti in the centre, five plates, and five forks, all laid out evenly. For whatever reason, philosophers can eat spaghetti only with two forks^a. The philosophers would like to alternate between eating and thinking.

^aThis would be more convincing with chopsticks. Blame Tony Hoare.

Looks like Critical Sections

forever do think pre-protocol eat post-protocol

Looks like Critical Sections

	forever do	
	think	
	pre-protocol	
	eat	
	post-protocol	
or	philosopher $i \in 04$	-
f_0 ,	f_1, f_2, f_3, f_4	
forever do		
	think	
$take(f_i)$		
$take(f_{(i+1) \mod 5})$		
eat		
$release(f_i)$		
	$release(f_{(i+1) \mod 5})$	

Looks like Critical Sections

forever do	
think	
pre-protocol	
eat	
post-protocol	
For philosopher $i \in 04$:	
f_0, f_1, f_2, f_3, f_4	
forever do	
think	
$take(f_i)$	
$take(f_{(i+1) \mod 5})$	
eat	
$release(f_i)$	
$release(f_{(i+1) \mod 5})$	
Deadlock is possible (consider lockstep).	

Fixing the Issue

f_0, f_1, f_2, f_3, f_4		
Philosophers 03	Philosopher 4	
forever do	forever do	
think	think	
$take(f_i)$	$take(f_0)$	
$take(f_{(i+1) \mod 5})$	$take(f_4)$	
eat	eat	
$release(f_i)$	$release(f_0)$	
$release(f_{(i+1) \mod 5})$	$release(f_4)$	

Fixing the Issue

f_0, f_1, f_2, f_3, f_4		
Philosophers 03	Philosopher 4	
forever do	forever do	
think	think	
$take(f_i)$	$take(f_0)$	
$take(f_{(i+1) \mod 5})$	$take(f_4)$	
eat	eat	
$release(f_i)$	$release(f_0)$	
$release(f_{(i+1) \mod 5})$	$release(f_4)$	

We have to enforce a global ordering of locks.



What now?

- Assignment 0 deadline is on Monday.
- Assignment 1 comes out next week! Please find a partner!
- Next week: We will look at semaphores and monitors.