### **Overview** ° Word/ Halfword/ Byte Addressing **COMP 3221** ° Byte ordering **Microprocessors and Embedded Systems** <sup>°</sup> Signed Load Instructions Lecture 12: Memory Access - II <sup>°</sup> Instruction Support for Characters http://www.cse.unsw.edu.au/~cs3221 August, 2003 Saeid Nooshabadi Saeid@unsw.edu.au Saeid Nooshabadi Saeid Nooshabadi COMP3221 lec-12-mem-II.1 COMP3221 lec-12-mem-II.2

# Review: Assembly Operands: Memory

- ° C variables map onto registers; what about large data structures like arrays?
- ° 1 of 5 components of a computer: memory contains such data structures
- <sup>°</sup> But ARM arithmetic instructions only operate on registers, never directly on memory.
- <sup>°</sup> Data transfer instructions transfer data between registers and memory:
  - Memory to register
  - Register to memory

# **Review: Data Transfer: Memory ←→ Reg**

<sup>°</sup> Example: ldr a1, [v1, #8] Similar instructions

<sup>°</sup>**Example:** ldr a1, [v1, v2] For STR

<sup>°</sup>Example: ldr a1, [v1,#12]!

Pre Indexed Load: Subsequently, v1 is updates by computed sum of v1 and 12, (v1  $\leftarrow$  v1 + 12).

#### °Example: ldr a1, [v1, v2]!

Pre Indexed Load: Subsequently, v1 is updates by computed sum of v1 and 12, (v1  $\leftarrow$  v1 + v2).

#### °Example: ldr a1, [v1],#12


Post Indexed Load: Subsequently, v1 is updates by computed sum of v1 and 12, (v1  $\leftarrow$  v1 + 12).

°Example: ldr a1, [v1], v2

Post Indexed Load: Subsequently, v1 is updates by computed sum of v1 and 12, (v1 ← v1 + v2). COMP3221 lec-12-mem-IL4 Saeid Nooshabadi

### **Review: Memory Alignment**

#### <sup>°</sup> ARM requires that all words start at addresses that are multiples of 4 bytes



<sup>°</sup> Called <u>Alignment</u>: objects must fall on address that is multiple of their size.

# <sup>o</sup> Some machines like Intel allow non-aligned accesses

COMP3221 lec-12-mem-II.5


Saeid Nooshabadi

1 word = 4 Bytes

Saeid Nooshabad

±12

### Data Transfer: More Mem to Reg Variants (#1/2)



### Data Transfer: More Mem to Reg Variants (#2/2)

<sup>°</sup>Load Half Word Example: ldrh a1, [v1,#12]

This instruction will take the pointer in v1, add 12 bytes to it, and then load the half word value from the memory pointed to by this calculated sum into register a1.

**v1** 

### ° Load Byte Example: a1 0 0


#### ldrh a1, [v1, v2]

This instruction will take the pointer in v1, add an index offset in register v2 to it, and then load the half word value from the memory pointed to by this calculated sum into register a1.

### Data Transfer: More Reg to Mem Variants (#1/2)

#### <sup>°</sup> Store Byte Example: 1 word = 4 Bytes strb a1, [v1,#12] This instruction will take the pointer in v1, add 12 bytes to it, and then store the value from Isb Byte of register a1 into the memory address pointed to by the calculated sum. +12 <sup>°</sup> Store Byte Example: a1 strb a1, [v1, v2] This instruction will take the pointer in v1, adds register v2 to it, and then store the value from Isb Byte of register a1 into the memory address pointed to by the calculated sum. Saeid Nooshabad COMP3221 lec-12-mem-II.8





# **Compilation with Memory (Byte Addressing)**

- <sup>°</sup> What offset in ldr to select my\_Array[8] (defined as Char) in C?
- ° 1x8=8 to select my\_Array[8]: byte
- ° Compile by hand using registers: g = h + my\_Array[8];
  - g: v1, h: v2, v3:base address of my\_Array
- ° 1st transfer from memory to register:
- ldrb v1, [v3, #8] ; v1 gets my\_Array[8] • Add 8 to r3 to select my\_Array[8], put into v1

#### ° Next add it to h and place in g add v1,v2,v1 ; v1 = h+ my Array[8]

COMP3221 lec-12-mem-II.10


Saeid Nooshabadi

# **Compilation with Memory (half word Addressing)**


- <sup>°</sup> What offset in ldr to select my\_Array[8] (defined as halfword) in C?
- ° 2x8=16 to select my\_Array[8]: byte
- ° Compile by hand using registers: g = h + my\_Array[8];
  - g: v1, h: v2, v3:base address of my\_Array

# ° 1st transfer from memory to register:

<sup>°</sup> Next add it to h and place in g add v1,v2,v1 ;  $v1 = h + my_{Array}[8]$ 




### **Endianess Example**



### **Code Example**


- $^{\circ}$  Write a segment of code that add together elements x to x+(n-1) of an array, where the element x = 0 is the first element of the array.
- ° Each element of the array is word sized (ie. 32 bits).
- ° The segment should use post-indexed addressing.
- $^\circ\,$  At the start of your segments, you should assume that:
  - a1 points to the start of the array.




# **Code Example: Sample Solution**

add a1, a1, a2, 1s1 #2	; Set al to address ; of element x
add a3, a1, a3, lsl #2	; Set a3 to address
	; of element x +(n-1)
mov a2, #0	; Initialise
	;accumulator
Loop:	
ldr a4, [a1], #4	; Access element and
	; move to next
add a2, a2, a4	; Add contents to
	; counter
cmp al, a3	; Have we reached
	; element x+n?
blt loop	; If not - repeat
	; for next element
	,
	; on exit sum
COMP3221 lec-12-mem-II.15	; contained im <sup>id Nav</sup> a <sup>abadi</sup>

### Sign Extension and Load Byte & Load Half Word



# **Instruction Support for Characters**



# **Strings in C: Example**

```
° String simply an array of char
void strcpy (char x[], char y[]) {
int i = 0; /* declare, initialize i*/
while ((x[i] = y[i]) != '\0') /* 0 */
i = i + 1; /* copy and test byte */
}
```

#### ° function

i, addr.of x[0], addr.of y[0]: v1, a1, a2 , func ret addr. :1r

strcpy:


COMP3221 lec-12-mem-II.20

mov v1, #-1	; i = -1
L1: add v1, v1, $\#1$	; i =i + 1
ldrb a3, [a2,v1]	; a1= y[i]
strb a3, [a1,v1]	; x[i]=y[i]
cmp a3, #0	
bne L1	; y[i]!=0
	;goto L1
mov pc, lr	; return Saeid Nooshabadi
COMP3221 lec-12-mem-II.18	Saeid Nooshabadi


Block Copy Transfer (#1/5)

Strings in C: Example using pointers

String simply an array of char <sup>°</sup> Consider the following code: void strcpy2 (char \*px, char \*py) { str a1, [v1],#4 a1 0x100 str a2, [v1],#4 a2 0x104 while  $((*px++ = *pv++) != ' \setminus 0') /* 0 */$ ; /\* copy and test byte \*/ str a3, [v1],#4 a3 0x108 a4 0x112 } str a4, [v1],#4 Replace this with ° function stmia v1!,  $\{a1-a4\}$ addr. of x[0], addr. of y[0]: v2, v3 func ret addr.:lr **STMIA : SORE MULTIPLE INCREMENT AFTER** <sup>°</sup> Consider the following code: strcpy: str a1, [v1, #4]! L1: ldrb a1, [v3],#1 ;a1= \*py, py = py +1str a2, [v1, #4]! 0x100 strb a1, [v2],#1 a1 ;\*px = \*py, px = px +1a2 0x104 cmp a1, #0str a3, [v1, #4]! a3 0x108 bne L1 ; py!=0 goto L1 str a4, [v1, #4]! a4 0x112 mov pc, lr ; return Replace this with ° ideally compiler optimizes code for you stmib v1!, {a1-a4} **STMIB : SORE MULTIPLE INCREMENT BEFORE** 



# Block Copy Transfer (#4/5)



# **Block Data Transfer (#5/5)**

#### Similarly we have

- LDMIA : Load Multiple Increment After
- LDMIB : Load Multiple Increment Before
- LDMDA : Load Multiple Decrement After
- LDMDB : Load Multiple Decrement Before

For details See Chapter 3, page 61 – 62 Steve Furber: ARM System On-Chip; 2nd Ed, Addison-Wesley, 2000, ISBN: 0-201-67519-6.

COMP3221 Reading Materials (Week	(#4) "And in Conclusion" (#1/2)	
<ul> <li><sup>o</sup> Week #4: Steve Furber: ARM System On-Chip; 2nd Ed, Addison-Wesley, 2000, ISBN: 0-201-67519-6. We use chapters 3 and 5</li> <li><sup>o</sup> ARM Architecture Reference Manual –On CD ROM</li> </ul>	Ed, e <sup>°</sup> In ARM Assembly Language: • Registers replace C variables • One Instruction (simple operation) per line • Simpler is Better • Smaller is Faster	_
	<sup>o</sup> Memory is byte-addressable, but ldr and st access one word at a time.	tr
	<sup>°</sup> Access byte and halfword using ldrb, ldrh, ldrsb and ldrsh	
	° A pointer (used by ldr and str) is just a memory address, so we can add to it or subtract from it (using offset).	
COMP3221 lec-12-mem-II.25 Saeid I	looshabadi COMP3221 lec-12-mem-ll.26 Saeid Nooshab	badi
"And in Conclusion…"(#2/2)		
° New Instructions:		
ldr, str		
ldrb, strb		
ldrh, strh		

ldrsb, ldrsh