COMP 3221

## Microprocessors and Embedded Systems

## Lectures 13: Making Decisions in C/Assembly Language - I

http://www.cse.unsw.edu.au/~cs3221
August, 2003
Saeid Nooshabadi
Saeid@unsw.edu.au

## ${ }^{\circ}$ ARM assembly language thus far:

- Instructions: add, sub,mov, orr, and,bic, eor, mul,
- ldr, str At most one assembly instruction per line
- Comments start with; to end of line
- Operands: registers
r0 - r3 $\quad \rightarrow \quad$ a1 - a4
(correspond to $C$ functions arguments. Used for scratch pad too!)
r4 - r10 $\quad \rightarrow \quad$ v1 - v7
(correspond to function variables)
- Operands: memory

Memory[0], Memory[4], Memory[8],
,... , Memory [4294967292]

Review (\#1/2)

- Big idea in CS\&E; compilation to translate from one level of abstraction to lower level
- Generally single HLL statement produces many assembly instructions
- Also hides address calculations (byte vs. word addressing)
${ }^{\circ}$ Design of an Assembly Language like ARM shaped by

1) Desire to keep hardware simple:
e.g., most operations have 3 operands
2) Smaller is faster:
e.g., ARM has 16 registers

## Baby Quiz

${ }^{\circ}$ What are the three different ways to obtain a data operand you have seen?
${ }^{\circ}$ Immediate - data is IN the instruction

- add r1, r1, \#24
${ }^{\circ}$ Register Direct - data is IN a register
- the register number is in the instruction
- add r1, r1, r2
${ }^{\circ}$ Base plus offset - data is IN memory
- the register number is in the instruction
- the base address is in the register
- the offset is in the instruction/offset index register number in instruction
- Idr r1, [r2, \#24] / Idr r1, [r2,r3]
- These are called Addressing Modes


## Overview

${ }^{\circ}$ C/Assembly if, goto, if-else
${ }^{\circ}$ C /Assembly Loops: goto, while

- Test for less Than, Greater Than, etc
${ }^{\circ}$ C/Assembly case/switch statement
${ }^{\circ}$ Conclusion


## ARM decision instructions (control flow) (\#1/2)

${ }^{\circ}$ Decision instruction in ARM:

- cmp register1, register2 ;compare register1 with ; register2
-beq L1 ; branch to L1 if equal
is "Branch if (registers are) equal"
Same meaning as C:
- if (register1==register2) goto L1
- Complementary ARM decision instruction
- cmp register1, register2
-bne L1
- bne is "Branch if (registers are) not equal" Same meaning as C:
if (register1!=register2) goto L1
- Called conditional branches

Decisions (Control Flow): if statements
${ }^{\circ} 2$ kinds of if statements in C
-if (condition) statement
-if (condition) statement1 else statement2

- Following code is same as 2nd if
if (condition) goto L1;
statement2;
goto L2;
L1: statement1;
L2:
- Not as elegant as if-else, but same meaning


## ARM decision instructions (control flow) (\#2/2)

${ }^{\circ}$ Decision instruction in ARM:

- cmp register1, \#immediate ; compare register1 with ; immediate number
- beq L1 ; branch to L1 if equal
- is "Branch if (register and immediate are) equal"

Same meaning as $C$ :

- if (register1==\#immediate) goto L1
${ }^{\circ}$ Complementary ARM decision instruction
- cmp register1, \#immediate
-bne L1
- bne is "Branch if (register and immediate are) not equal" Same meaning as C :
if (register1!=\#immediate) goto L1
${ }^{\circ}$ Called conditional branches


## Compiling C if into ARM Assembly

## Compiling C if into ARM Assembly

${ }^{\circ}$ Compile by hand
if (i == j) f=g+h;
else $\mathrm{f}=\mathrm{g}-\mathrm{h}$;
Mapping f: v1, g: v2, h: v3, i: v4, j: v5
${ }^{\circ}$ Start with branch:
cmp v4, v5
beq L-true

; branch to L-True
; if i==j
${ }^{\circ}$ Follow with false part

$$
\text { sub v1, v2, v3 ; } f=g-h
$$

## Compiling C if into ARM: Summary

## ${ }^{\circ}$ Compile by hand

C if (i == j) f=g+h; else f=g-h;
Mapping f: v1, g: v2, h: v3, i: v4, j: v5



[^0]${ }^{\circ}$ Need instruction that always transfers control to skip over true part
-ARM has branch: b label ; goto "label"

```
sub v1,v2,v3 ; f=g-h
```

b L-exit
${ }^{\circ}$ Next is true part
L-true: add v1,v2,v3 ; f=g+h
${ }^{\circ}$ Followed by exit branch label
L-exit:

## Motoring with Microprocessors

- Thanks to the magic of microprocessors and embedded systems, our cars are becoming safer, more efficient, and entertaining.
- The average middle-class household includes over 40 embedded processors. About half are in the garage. Cars make a great vehicle for deploying embedded processors in huge numbers. These processors provide a ready source of power, ventilation, and mounting space and sell in terrific quantities.
- How many embedded processors does your car have?
- If you've got a late-model luxury sedan, two or three processors might be obvious in the GPS navigation system or the automatic distance control. Yet you'd still be off by a factor of $\mathbf{2 5}$ or 50 . The current 7-Series BMW and S-class Mercedes boast about 100 processors apiece. A relatively low-profile Volvo still has 50 to 60 baby processors on board. Even a boring low-cost econobox has a few dozen different microprocessors in it.
- Your transportation appliance probably has more chips than your Internet appliance.
- New cars now frequently carry 200 pounds of electronics and $\underset{\text { comp } 3221}{\text { more tec13-decision-l. } 12}$ than of wiring.
http://www.embedded.com/ Saeid Nooshabadi


## COMP3221 Reading Materials (Week \#5)

- Week \#5: Steve Furber: ARM System On-Chip; 2nd Ed, Addison-Wesley, 2000, ISBN: 0-201-67519-6. We use chapters 3 and 5
${ }^{\circ}$ ARM Architecture Reference Manual -On CD ROM
- A copy of the article by Cohen, D. "On holy wars and a plea for peace (data transmission)." Computer, vol.14, (no.10), Oct. 1981. p.48-54, is place on the class website.


## Simple Loop (cont)

${ }^{\circ}$ Add value of $A[i]$ to $g$ and then $j$ to $i$

$$
\begin{aligned}
& g=9+a 1 \\
& i=i+j i
\end{aligned}
$$

${ }^{\circ}(\mathrm{g}, \mathrm{h}, \mathrm{i}, \mathrm{j}: \mathrm{v} 2, \mathrm{v} 3, \mathrm{v} 4, \mathrm{v} 5):$

| add $v 2, v 2, \mathrm{a} 1$ | $; ~ g=g+A[i]$ |
| :--- | :--- |
| add $\mathrm{v} 4, v 4, v 5$ | $; i=i+j$ |

The final instruction branches back to Loop if i

$$
!=\mathrm{h}:
$$

cmp v4,v3
bne Loop $\quad ;$ goto Loop

## Loops in C/Assembly

## ${ }^{\circ}$ Simple loop in C

```
Loop: g = g + A[i];
    i = i + j;
    if (i != h) goto Loop;
```

${ }^{\circ}(g, h, i, j: v 2, v 3, v 4, v 5$; base of $A[]: v 6)$ :

- 1st fetch A[i]
Loop: ldr a1,[v6, v4, lsl \#2]

$$
\begin{aligned}
& ;(v 6+v 4 \star 4)=\text { addr A[i] } \\
& ; a 1=A[i]
\end{aligned}
$$

## Loops in C/Assembly: Summary

$$
\begin{array}{cl}
\text { Loop: } & g=g+A[i] ; \\
\mathrm{i}=\mathrm{i}+j ; \\
\text { if }(i \quad!=h) \text { goto Loop; }
\end{array} \quad \begin{aligned}
& { }^{\circ}(g, h, i, j: v 2, v 3, v 4, v 5 ; \text { base of } A[]: v 6):
\end{aligned}
$$


while in C/Assembly:

- Although legal C, almost never write loops with if, goto: use while, or for loops
${ }^{\circ}$ Syntax: while(condition) statement

$$
\begin{gathered}
\text { while (save [i] == k) } \\
i=i+j ;
\end{gathered}
$$

${ }^{\circ}$ 1st load save [ $i$ ] into a scratch register ( $i, j, k$ : v4, v5, v6: base of save[]:v7):

$$
\begin{aligned}
\text { Loop: ldr } & a 1,[v 7, v 4,1 \mathrm{sl} \text { \#2] } \\
& ; v 7+v 4 * 4=a d d r \text { of save[i] } \\
& ; a 1=s a v e[i]
\end{aligned}
$$

## While in C/Assembly: Summary

```
C while (save[i]==k)
```

(i,j,k: v4,v5,v6: base of save[]:v7)


Exit:

## While in C/Assembly (cont)

- Loop test: exit if save[i] != k
( $\mathrm{i}, \mathrm{j}, \mathrm{k}$ : v4, v5, v6: base of save[]:v7)
cmp a1,v6
bne Exit ;goto Exit
;if save[i]!=k
${ }^{\circ}$ The next instruction adds $\mathbf{j}$ to i :

$$
\text { add } v 4, v 4, v 5 ; i=i+j
$$

${ }^{\circ}$ End of loop branches back to the while test at top of loop. Add the Exit label after:
Exit: Loop ; goto Loop

COMP3221 lec13-decision-l. 18

Beyond equality tests in ARM Assembly (\#1/2)
${ }^{\circ}$ So far ==, != , What about < or >?
-cmp register1, register2
-blt L1
is "Branch if (register1 <register2)
Same meaning as C :

- if (register1<register2) go to L1
${ }^{\circ}$ Complementary ARM decision instruction
- cmp register1, register2
$\cdot$-bge L1
-bge is "Branch if (register1 >= register2) " Same meaning as $C$ : if (register1>=register2) go to L1

Beyond equality tests in ARM Assembly (\#2/2)

## ${ }^{\circ}$ Also

- cmp register1, \#immediate
-blt L1
is "Branch if (register1 <\#immediate)
Same meaning as C :
- if (register1<immediate) go to L1
${ }^{\circ}$ Complementary ARM decision instruction
- cmp register1, \#immediate
-bge L1
- bge is "Branch if (register1 >= \#immediate) "

Same meaning as $C$ :
if (register1>=immediate) go to L1

COMP3221 lec13-decision-l. 21

## Some Branch Conditions

${ }^{\circ} \mathrm{b} \quad$ Unconditional
${ }^{\circ}$ bal Branch Always
${ }^{\circ}$ beq Branch Equal
${ }^{\circ}$ bne Branch Not Equal
${ }^{\circ}$ blt Branch Less Than
${ }^{\circ}$ ble Branch Less Than or Equal
${ }^{\circ}$ bgt Branch Greater Than
${ }^{\circ}$ bge Branch Greater Than or Equal

- Full Table Page 64 Steve Furber: ARM System OnChip; 2nd Ed, Addison-Wesley, 2000, ISBN: 0-201-675196.

COMP3221 lec13-decision-. 23

If less_than in C/Assembly

```
C if (g<h) { ... }
A blt Less n
    ; if if (g< (g >=h)
Less:
noLess:
```


## Alternative Code

```
        cmp v1,v2
```

        cmp v1,v2
        bge noLess
        bge noLess
        noLess:
        noLess:
    COMP3221 lec13-decision-I.22

## What about unsigned numbers?

[^1]
## Signed VS Unsigned Comparison

${ }^{\circ}$ v1 = FFFF FFFA hex , $\mathbf{v 2} \mathbf{= 0 0 0 0}$ FFFA $_{\text {hex }}$
${ }^{\circ} \mathrm{v} 1<\mathrm{v} 2$ (signed interpretation)
${ }^{\circ}$ v1 > v2 (unsigned interpretation)
${ }^{\circ}$ What is result of
cmp v1, v2
bgt L1

L1:
Branch NOT taken
OMP3221 lec13-decision-I. 25
cmp v1, v2
bhi L1

L1:
Branch Taken

## C case/switch statement

${ }^{\circ}$ Choose among four alternatives depending on whether k has the value $0,1,2$, or 3

```
switch (k) {
case 0: f=i+j; break; /* k=0*/
case 1: f=g+h; break; /* k=1*/
case 2: f=g-h; break; /* k=2*/
case 3: f=i-j; break; /* k=3*/
}
```

Branches: PC-relative addressing
${ }^{\circ}$ Recall register r15 in the
Recail register r15 in the
machine also called PC;

- points to the currently executing instruction
${ }^{\circ}$ Most instruction add 4 to it. (pc increments by 4 after execution of most execution of
instructions)
${ }^{\circ}$ Branch changes it to a specific value
${ }^{\circ}$ Branch adds to it
- 24-bit signed value (contained in the instruction)
- Shifted left by 2 bits
- Labels => addresses

COMP3221 lec13-decision-1.26


Case/switch via chained if-else, C
${ }^{\circ}$ Could be done like chain of if-else

```
if(k==0) f=i+j;
    else if(k==1) f=g+h;
        else if(k==2) f=g-h;
            else if(k==3) f=i-j;
```

Case/switch via chained if-else, C/Asm.
${ }^{\circ}$ Could be done like chain of if-else
if ( $k==0$ ) $f=i+j$;
else if(k==1) $f=g+h$;


cmp v6, \#0
add bne L1 v 1 v v3 $\quad$ branch $k!=0$
add $v 1, v 2, v 3$; $k=0$ so $f=i+j$
L1: $\stackrel{a}{c m}$
A L1:cmp v6, \#1
b add v1,v4,v5 ik=1 so $f=\dot{g}+h$
M L2:cmp v6, \#2
bne $13^{\prime \prime 2}$; branch $k!=2$
sub v1,v4,v5 ; $k=2$ so $f=g-h$
Exit ; end of case
bne Exit ; branch $k!=2$
sub v1,v2,v3 ; k=3 so f=i-j
EXit:
Saeid Nooshabadi

## Case/Switch via Jump Address Table

${ }^{\circ}$ Notice that last case must wait for n - 1 tests before executing, making it slow
${ }^{\circ}$ Alternative tries to go to all cases equally fast: jump address table

- Idea: encode alternatives as a table of addresses of the cases

Table an array of words with addresses corresponding to case labels

- Program indexes into table and jumps
${ }^{\circ}$ ARM instruction "Idr pc, []" unconditionally branches to address L1 (Changes PC to address of L1)


## Case/Switch via Jump Address Table (\#1/3)

- Use k to index a jump address table, and then jump via the value loaded
${ }^{\circ} 1$ st test that $k$ matches 1 of cases ( $0<=k<=3$ ); if not, the code exits
(k:v6, v7: Base address of JumpTable[k])

| cmp v6, \#0 | iTest if $k<0$ |
| :--- | :--- |
| blt Exit | if k<0,goto Exit |
| cmp v6, \#3 | ;Test if $k>3$ |
| bgt Exit | ;if $k>3$, goto Exit |

## Case/Switch via Jump Address Table (\#2/3)

${ }^{\circ}$ Assume 4 sequential words (4 bytes) in memory, with base address in v7, have addresses corresponding to labels L0, L1, L2, L3.
${ }^{\circ}$ Now use ( $4^{*} \mathrm{k}$ ) (k : v6) to index table of words and load the clause address from the table (Address of labels L0, L1, L2, L3) to register pc.
ldr pc, [v7, v6,lsl \#2]
;JumpTable[k]= v7 + (v6*4)
(Register Indexed Addressing)

- PC will contain the address of the clause and execution starts from there.

Jump Address Table: Summary


Case/Switch via Jump Address Table (\#3/3)
${ }^{\circ}$ Cases jumped to by ldr pc, [v7, v6,lsl \#2] :

| $\text { L0: } \underset{\mathrm{b}}{\mathrm{add}}$ | $\begin{aligned} & \text { v1,v2,v3 } \\ & \text { Exit } \end{aligned}$ | $\begin{aligned} & \text {; } k=1 \text { so } f=i+j \\ & \text {; end of case } \end{aligned}$ |
| :---: | :---: | :---: |
| L1: add | v1, v4, v5 | ; $k=1$ so $f=g+h$ |
| b | Exit | ; end of case |
| L2: sub | v1,v4,v5 | $k=2$ so $f=g-h$ |
| b | Exit | ; end of case |
| sub | v1,v2,v3 | $k=3$ so f=i-j |

Exit:
(If time allows) Do it yourself:

```
sum = 0;
C for (i=0;i<10;i=i+1)
    sum = sum + A[i];
```

- sum:v1, $\mathrm{i}: \mathrm{v} 2$, base address of $A: v 3$

```
mov v1, #0
mov v2, #O
A Loop: mov v2, #dr a1,[v3,v2,lsl #2] ; a1=A[i]
R add v1, v1, a1 add v2, v2 #1 ; sum = sum+A [i]
add v2, v2, #1 i increment i
M cmp v2, #10 ; Check(i<10)
bne Loop ; goto loop
```

"And in Conclusion..." (\#1/2)

## ${ }^{\circ}$ New Instructions:

cmp
beq
bne
bgt
bge
blt
ble
bhi
bhs
blo
bls


[^0]:    - Note:Compiler supplies labels for branches not found in HLL code; often it flips the condition to branch to false part

[^1]:    ${ }^{\circ}$ Conditional branch instructions blt, ble, bgt, etc, assume signed operands (defined as int in C). The equivalent instructions for unsigned operands (defined as unsigned in C). are:
    ${ }^{\circ}$ blo Branch Lower (unsigned)
    ${ }^{\circ}$ bls Branch Less or Same (unsigned)
    ${ }^{\circ}$ bhi Branch Higher (unsigned)
    ${ }^{\circ}$ bhs Branch Higher or Same (Unsigned)
    ${ }^{\circ}$ v1 = FFFF FFFA hex, v2 $=0000$ FFFA $_{\text {hex }}$
    ${ }^{\circ}$ What is result of
    cmp v1, v2 cmp v1, v2
    bgt L1
    bhi L1

