Overview

°Instruction Set Support for Exceptions

- °Privileged vs User modes of operation.
- [°]Handling a Single Interrupt

COMP3221 lec27-exception-I.2

Saeid Nooshabadi

Review

COMP 3221

Microprocessors and Embedded Systems

Lectures 27: Exceptions & Interrupts - I

http://www.cse.unsw.edu.au/~cs3221

September, 2003

Saeid Nooshabadi

saeid@unsw.edu.au

°I/O gives computers their 5 senses

°I/O speed range is million to one

- ^o Processor speed means must synchronize with I/O devices before use
- °Polling works, but expensive
 - processor repeatedly queries devices
- [°]Interrupts works, more complex

Definitions for Clarification

- * Exception: signal marking that something "out of the ordinary" has happened and needs to be handled. Caused by internal and external sources
- ^oInterrupt: Externally asynchronous exception (by I/Os)
- Software Interrupt (SWI): User defined synchronous exception
- •Trap: Processor's diversion to a code to handle exception

COMP3221 lec27-exception-I 1

Saeid Nooshabadi

COMP3221 lec27-exception-I.4

Example of Exception Sources in	ARM	I/O Inte	errupt					
°Externally generated interrupts		°An I/O interrupt is like instruction exception	e an undefined s except:					
°An attempt by the processor to exe undefined instruction	ecute an	 An I/O interrupt is "as More information nee 	synchronous" ds to be conveyed					
 Accessing privileged operating system functions via software interrupts (State) 	stem SWI).	°An I/O interrupt is asy respect to instruction	nchronous with execution:					
•Print •Access Ethernet		 I/O interrupt is not associated with any instruction, but it can happen in the middle of any given instruction 						
		 I/O interrupt does not instruction from com 	prevent any pletion					
COMP3221 lec27-exception-I.5 S	aeid Nooshabadi	COMP3221 lec27-exception-I.6	Saeid Nooshabadi					
 Architecture Support for Exception Save the PC for return But where? Where to go when Exception occurs How to determine the Cause of exception? How to handle exceptions? 	ons urs?	 Exception Sou Reset: Occurs when the pro- asserted. (Signalling power- Undefined Instruction: Occur not recognize the currently of Software Interrupt (SWI): The intentional synchronous interview of execute an instruction that because the address was ille Data Abort: Occurs when a of attempts to load or store dat IRQ: Occurs when the proce ReQuest pin is asserted FIQ: Occurs when the proce Interrupt reQuest pin is asserted 	rces in ARM cessor reset pin is up) rs if the processor, does executing instruction. is is a user-defined errupt instruction. In the processor attempts at was not fetched, egal. data transfer instruction is a at an illegal address. essor external Interrupt					
COMP3221 lec27-exception-I.7 S	aeid Nooshabadi	COMP3221 lec27-exception-I.8	Saeid Nooshabadi					

ARM Modes of Operations



CPSR Encoding for Operating Modes & Interrupts

31	28 27		8	76	5	4	0	
ΝZ	cv	unused		١F	Т	mo	de	CPSR

mode	Mode of Operation
Т	ARM vs Thumb State (We only use ARM in COMP3221
F	FIQ Fast interrupts Disable bit
Ι	IRQ Normal interrupt Disable bit
NZCV	Condition Flags
	Changing mode bits is only possible in privileged modes
COMP3221 lec27-	exception-1.10 Saeid Nooshabadi

User Mode vs Privileged Modes

° User Applications run in User Mode

- ° Privileged modes, used to
 - service interrupts
 - exceptions
 - access protected resources (via SWI Instruction)
- ° Privileged modes → User mode OK
- °User mode → Privileged modes NOT OK
 - Only possible through Controlled mechanisms: SWI, Exceptions, Interrupts

COMP3221 lec27-exception-I.11

Saeid Nooshabadi

Rationale Privileged Modes

- ° Privileged modes protect system from getting trashed by user.
- ^o Some Instructions can only be executed in privileged mode
- [°]Example: User can't directly read/write information from disk I/Os.
- °Why not allow direct access to nondisk I/O devices in user mode?
- ^o Komodo on DSLMU runs in Privileged mode. Can access everything while running Komodo

I/O Requires Privileged Modes

- °Transmitter/receiver Status and Data words are in privileged data space; thus we must be in privileged mode to read or write them.
- [°] Device drivers run in privileged mode.
- °To access the I/O devices the user application has to make a Supervisor call to the OS via SWI instruction
- ^o Komodo on DSLMU Allows access to I/O ports in User mode!

Saeid Nooshabadi

• Security hole !

COMP3221	lec27-exce	ption-I.13			

Switching between Modes (User to FIQ Mode)



Support for ARM Modes of Operations



Exception Handling Mechanism (#1/2)

[°]The processor's response to an exception

- Copies the Current Program Status Register (CPSR) into the appropriate mode Saved Program Status Register(SPSR)
- Sets the appropriate CPSR bits
 - Mode bits : set appropriately. maps in the appropriate banked registers for that mode.
 - I bit : to disable interrupts. IRQs are disabled once any other exception occurs
 - F bit: FIQs are also disabled when a FIQ occurs.
- Stores the address of the return instruction (generally PC 4) in LR_<mode>.
- Sets the PC to the appropriate vector address. This forces the branch to the appropriate exception handler.

COMP3221 lec27-exception-I.16

Exception Handling Mechanism (#2/2)

- ^oReturning from an exception handler
 - Restore the CPSR from the SPSR < mode>.
 - Restore the PC using the return address stored in LR <mode>.
 - These can be achieved in a single instruction movs pc, lr or

subs pc, lr, #4

- Adding the S flag (update condition codes) to a data processing instruction when in a privileged mode with the PC as the destination register, also transfers the SPSR to CPSR
- Same thing for Load Multiple instruction (using the $^{\prime}$ gualifier) ldmfd sp! {r0-r12, pc}^

COMP3221 lec27-exception-I.17

Saeid Nooshabadi

Exception Handling and the Vector Table

0

- [°] When an exception occurs. the core:
 - Copies CPSR into SPSR <mode>
 - Sets appropriate CPSR bits
 - Interrupt disable flags if appropriate.
 - Maps in appropriate banked registers
 - Stores the "return address" in LR <mode>

0x00000000	Reset
0x00000004	Undefined Instr
0x0000008	SWI
0x000000C	Prefetch Abort
0x0000010	Data Abort
0x0000014	Reserved
0x0000018	IRQ
0x0000001C	FIQ

Sets PC to vector address

^o To return, exception handler needs to:

• Restore CPSR from SPSR <mode>

• Restore PC from LR <mode> via movs pc, lr or COMP3221 les respectiveles, lr, #4 Saeid Nooshabadi

Software Interrupt (SWI)

3	1 28	27 24	3				
ſ	cond	1111	24-bit (interpreted) immediate				

- In effect, a SWI is a user-defined instruction,
- A planned Exception from User Application to request privileged O/S services via SWI Subervisor call.
- ° It causes:
 - A switch to privileged Supervisor Mode.
 - A branch to an exception trap to the SWI exception vector (0x0000008)
 - a SWI exception handler to be called.
- о The handler can then examine the comment field of the instruction to decide what operation has been requested. Saeid Nooshabadi COMP3221 lec27-exception-I.19

SWI Invocation

- ^oHow does user invoke the OS?
 - swi instruction: invoke the OS code Go to 0x0000008, change to privileged mode)
 - By software convention, number xxx in swi xxx has system service requested: OS performs request

Crossing the System Boundary

System loads user program into memory and 'gives' it use of the processor



Reading Material

- °Experiment 5 Documentation
- Steve Furber: ARM System On-Chip; 2nd Ed, Addison-Wesley, 2000, ISBN: 0-201-67519-6. Chapter 5.

 ^o ARM Architecture Reference Manual 2nd Ed, Addison-Wesley, 2001, ISBN: 0-201-73719-1, Part A, Exceptions, chapter A2 Section 6

COMP3221 lec27-exception-I.21	Saeid Nooshabadi	COMP3221 lec27-exception-1.22	Saeid Nooshabadi

SWI Example under GNU Debugging tools

```
7;Print to console a single char in
R0
swi 0x0
```

```
;Read a single char from Kboard
into R0
swi 0x4
```

```
;Print nul-terminated string
prt_str to the console
ldr r0,=prt_str
swi 0x2
```

Swi 0x11 ; Terminate the program

```
.data
prt_str: .asciz "Hello World:\n"
```

CPSR and SPSR Transfer Instructions

31 28	27 8 7	6	5	4	0	
NZCV	unused	F	Т	I	node	CPSR

- [°] MRS and MSR transfer content CPSR/SPSR to /from a general purpose register.
 - All of status register, or just the flags, can be transferred.
 - •mrs Rd, <psr> ; Rd 🗲 <psr>
 - •msr <psr>,Rm ; <psr> 🗲 Rm
 - •msr <psrf>,Rm ; <psrf> 🗲 Rm

```
Where <psr> = CPSR, CPSR_all, SPSR or SPSR_all
```

```
and <psrf> = CPSR_flg or SPSR_flg
```

- ° Also an immediate form
 - •msr <psrf>,#Imm32
 - a 32-bit immediate, of which the 4 most significant bits are written to the flag bits.

Modifying CPSR



Questions Raised about Interrupts

- °Which I/O device caused interrupt?
 - Needs to convey the identity of the device generating the interrupt
- °Can avoid interrupts during the interrupt routine?
 - What if more important interrupt occurs while servicing this interrupt?
 - Allow interrupt routine to be entered again?
- [°]Who keeps track of status of all the devices, handle errors, know where to put/supply the I/O data?

COMP3221 lec27-exception-I.26

Saeid Nooshabadi

4 Responsibilities leading to OS

°The I/O system is shared by multiple programs using the processor

^o Low-level control of I/O devices is complex because requires managing a set of concurrent events and because requirements for correct device control are often very detailed

°I/O systems often use interrupts to communicate information about I/O operations

^o Would like I/O services for all user programs under safe control

4 Functions OS must provide

°OS guarantees that user's program accesses only the portions of I/O device to which user has rights (e.g., file access)

- °OS provides abstractions for accessing devices by supplying routines that handle low-level device operations
- °OS handles the interrupts generated by I/O devices (and other exceptions generated by a program)
- °OS tries to provide equitable access to the shared I/O resources, as well as schedule accesses in order to enhance system performance

COMP3221 lec27-exception-I.28

Things to Remember

- ° Privileged Mode v. User Mode: OS can provide security and fairness
- ° swi: provides a way for a programmer to avoid having to know details of each I/O device.
- °To be acceptable, interrupt handler must:
 - service all interrupts (no drops)
 - service by priority
 - make all users believe that no interrupt has occurred

COMP3221 lec27-exception-I.29

Saeid Nooshabadi