

COMP 3221

Microprocessors and Embedded Systems

Lectures 31: Memory and Bus Organisation - I

<http://www.cse.unsw.edu.au/~cs3221>

October, 2003

Saeid Nooshabadi

saeid@unsw.edu.au

COMP3221 lec31-mem-bus-1.1

Saeid Nooshabadi

Overview


Memory Interfacing

- Memory Type
- Memory Decoding
- D-RAM Access
- Making DRAM Access fast

COMP3221 lec31-mem-bus-1.2

Saeid Nooshabadi


Review: Buses in a PC: Connect a few devices



COMP3221 lec31-mem-bus-1.3

Saeid Nooshabadi


Review: Computers with Memory Mapped I/O



COMP3221 lec31-mem-bus-1.4

Saeid Nooshabadi

Big Picture: A System on a Chip




Integration of Core Processor and many sub-system micro-cells

- ARM7TDMI core
- Cache RAM
- Embedded Co-Processors
- External Mem Interface
- Low bandwidth I/O devices
- Timers
- I/O ports

Saeid Nooshabadi

ARM System Architecture




Need a Mechanism to access various memory units and I/O devices, uniquely, to avoid access conflicts

COMP3221 lec31-mem-bus-1.6

Saeid Nooshabadi

ARM System Architecture with Multiple Masters




Need a Mechanism to allow various Processing units to access the Memory Bus without causing conflict

COMP3221 lec31-mem-bus-1.7

Saeid Nooshabadi


ARM Core Interface Signals



COMP3221 lec31-mem-bus-1.8

Saeid Nooshabadi


ARM Core Memory Interface Signals



COMP3221 lec31-mem-bus-l.9

Saeid Nooshabadi


Simple Memory Interface



- 4 SRAMs
 - write enabled separately
 - Read enabled together
- 4 ROMs
 - No write enable
 - Read enabled together

Saeid Nooshabadi


Simple Memory Decoder Control



- Controls the Activation of RAM and ROM
- $a[31]$: 0 \rightarrow ROM
 $a[31]$: 1 \rightarrow RAM
- It controls the byte write enables during write
 - $mas[1:0]$: 00 Byte, 01 H-word, 10 Word
- It ensures that data is ready before processor continues.


SRAM/ROM Memory Timing

- Address should be stable during the falling edge
- SRAM is fast, ROM is slow
 - ROM needs more time. Slows the system
 - Solutions?
 - Slow down the MCLK clock; loose performance
 - Use Wait states; more complex control



ROM Wait Control State Transition


- ° ROM access requires 4 clock cycles
- ° RAM access is fast



COMP3221 lec31-mem-bus-1.13

Saeid Nooshabadi

Timing Diagram for for ROM Wait States




COMP3221 lec31-mem-bus-1.14

Saeid Nooshabadi

Improving Performance

- ° Processor internal operations cycles do not need access to memory
 - Mem. Access is much slower than internal operations.
 - Use wait states for mem Accesses
 - ° mreq = 1 internal operation
 - ° mreq = 0 memory access
- Internal Operations can run at max speed**



COMP3221 lec31-mem-bus-1.15

Saeid Nooshabadi

DRAM Interface


- ° Dynamic RAM Features:
 - much cheaper than SRAM
 - more capacity than SRAM
 - slower than SRAM
- ° Widely used in Computer Systems

COMP3221 lec31-mem-bus-1.16

Saeid Nooshabadi

DRAM Organisation

- Two dimensional matrix
- Bits are accesses by:
 - Accepting row and column addresses down the same multiplexed address bus
 - First Row address is presented and latched by ras signal
 - Next column address is presented and latched by cas signal



COMP3221 lec31-mem-bus-1.17

Saeid Nooshabadi

Making DRAM Access Fast


- Accessing data in the same row using cas-only access is 2 – 3 times faster
 - cas-only access does not activate the cell matrix
 - If next accesses is within the same row, a new column address may be presented just by applying a cas-only access.
- Fact: Most processor addresses are sequential (75%)
- If we had a way of knowing that that the next address is sequential with respect with the current address (current address + 4), then we could only assert cas and make DRAM access fast
- Difficulty?
 - Detecting early in memory access cycle that the next address is in the same row.

COMP3221 lec31-mem-bus-1.18

Saeid Nooshabadi

ARM Solution to cas-only Access

- ARM address register Instruction:
 - 75% of next addresses are current address + 4.




COMP3221 lec31-mem-bus-1.19

Saeid Nooshabadi

Revised State Transition Diagram

- seq = 1: sequential address
- seq = 0: non-sequential
- mreq = 1 internal operation
- mreq = 0 memory access




COMP3221 lec31-mem-bus-1.20

Saeid Nooshabadi


DRAM Timing Diagram

- ° Notice the pipelined memory access
- Address is presented 1/2 cycle earlier




DRAM Timing Diagram after an Internal Cycle

- ° During internal operations cycles, a memory access cycle can be set up in advance.
- This eliminates the wait (New Cycle) state



Memory Access Timing Summary



- ° Notice the pipelined memory access
- Address is presented 1/2 cycle earlier

Reading Material

- ° Steve Furber: ARM System On-Chip; 2nd Ed, Addison-Wesley, 2000, ISBN: 0-201-67519-6. [Chapter 8.](#)

Conclusion

- **Memory interfacing can degrade performance**
- **Can improve performance by increasing the clock frequency and allocating differing clock cycles for each memory access type**
- **cas-only accesses in DRAM are 2 to 3 times faster than ras – cas accesses.**