


Learning Outcomes

- An understanding of the structure and limits of multiprocessor hardware.
- An appreciation of approaches to operating system support for multiprocessor machines.
- An understanding of issues surrounding and approaches to construction of multiprocessor synchronisation primitives.





COMP3231 04s1

231 04s1 2



Multiprocessor System • We will look at shared-memory multiprocessors - More than one processor sharing the same memory • A single CPU can only go so fast - Use more than one CPU to improve performance - Assumes • Workload can be parallelised • Workload is not I/O-bound or memory-bound • Disks and other hardware can be expensive - Can share hardware between CPUs





Types of Multiprocessors (MPs)


- UMA MP
 - Uniform Memory Access
 - · Access to all memory occurs at the same speed for all processors.
- - Non-uniform memory access
 - · Access to some parts of memory is faster for some processors than other parts of memory
- We will focus on UMA



Bus Based UMA Simplest MP is more than one processor on a single bus connect to memory (a) - Bus bandwidth becomes a bottleneck with more than just a few CPUs


Bus Based UMA

- Each processor has a cache to reduce its need for access to memory (b)
 - Hope is most accesses are to the local cache
 - Bus bandwidth still becomes a bottleneck with many CPUs




Cache Consistency

· What happens if one CPU writes to address 0x1234 (and it is stored in its cache) and another CPU reads from the same address (and gets what is in its cache)?




Cache Consistency


- · Cache consistency is usually handled by the hardware.
 - Writes to one cache propagate to, or invalidate appropriate entries on other caches
 - Cache transactions also consume bus bandwidth



Bus Based UMA

- · To further scale the number processors, we give each processor private local memory
 - Keep private data local on off the shared memory bus
 - Bus bandwidth still becomes a bottleneck with many CPUs with shared data
 - Complicate application development
 - · We have to partition between private and shared variables






Bus Based UMA

- · With only a single shared bus, scalability is limited by the bus bandwidth of the single
 - Caching only helps so much
- · Alternative bus architectures do exist.




UMA Crossbar Switch 000 001 010 011 100 101 110 111 THE UNEW




Summary


- · Multiprocessors can
 - Increase computation power beyond that available from a single CPU
 - Share resources such as disk and memory
- However
 - Shared buses (bus bandwidth) limit scalability
 - Can be reduced via hardware design
 - Can be reduced by carefully crafted software behaviour
 - Good cache locality together with private data where possible
- - How do we construct an OS for a multiprocessor?
 - · What are some of the issues?





Each CPU has its own OS


- · Statically allocate physical memory to each CPU
- Each CPU runs its own independent OS
- · Share peripherals
- Each CPU (OS) handles its processes system calls





















Symmetric Multiprocessors (SMP) • One alternative: A single mutex that make the entire kernel a large critical section - Only one CPU can be in the kernel at a time - Only slight better solution than master slave • Better cache locality • The "big lock" becomes a bottleneck when in-kernel processing exceed what can be done on a single CPU CPU 1 CPU 2 CPU 3 CPU 4 Memory Locks Locks 25







Real life Scalability Example • Early 1990's, CSE wanted to run 80 X-Terminals off one or more server machines • Winning tender was a 4-CPU bar-fridge-sized machine with 256M of RAM • Eventual config 6-CPU and 512M of RAM • Machine ran fine in all pre-session testing



Real life Scalability Example

- · To fix the problem, the tenderer supplied more CPUs to improve performance (number increased to 8)
 - No change????
- · Eventually, machine was replaced with
 - Three 2-CPU pizza-box-sized machines, each with 256M RAM
 - Cheaper overall
 - Performance was dramatically improved!!!!!
 - Why?



COMP3231 04s1

31

33

Real life Scalability Example

- Paper:
 - Ramesh Balan and Kurt Gollhardt, "A Scalable Implementation of Virtual Memory HAT Layer for Shared Memory Multiprocessor Machines". Proc. 1992 Summer USENIX conference
- The 4-8 CPU machine hit a bottleneck in the single threaded VM code
 - Adding more CPUs simply added them to the wait queue for the VM locks, and made others wait longer
- The 2 CPU machines did not generate that much lock contention and performed proportionally better.



COMP3231 04s1

Lesson Learned

- · Building scalable multiprocessor kernels is
- · Lock contention can limit overall system performance



COMP3231 04s1

SMP Linux similar evolution

- · Linux 2.0 Single kernel big lock
- · Linux 2.2 Big lock with interrupt handling locks
- Linux 2.4 Big lock plus some subsystem locks
- · Linux 2.6 most code now outside the big lock, data-based locking, lots of scalability tuning, etc, etc..



34

Multiprocessor Synchronisation

- · Given we need synchronisation, how can we achieve it on a multiprocessor machine?
 - Unlike a uniprocessor, disabling interrupts does not work.
 - · It does not prevent other CPUs from running in
 - Need special hardware support



COMP3231 04s1

Recall Mutual Exclusion with Test-and-Set

enter_region: TSL REGISTER,LOCK

copy lock to register and set lock to 1

CMP REGISTER,#0 JNE enter_region if it was non zero, lock was set, so loop


RET | return to caller; critical region entered


ve_region: MOVE LOCK,#0 RET | return to caller


store a 0 in lock


Entering and leaving a critical region using the TSL instruction

















Thomas Anderson, "The Performance of Spin Lock Alternatives for Shared-Memory Multiprocessors", *IEEE Transactions on Parallel and Distributed Systems*, Vol 1, No. 1, 1990



43

Compares Simple Spinlocks

```
• Test and Set void lock (volatile lock_t *1) { while (test_and_set(1)) ;
```

Read before Test and Set

```
void lock (volatile lock_t *1) {
  while (*1 == BUSY || test_and_set(1)) ;
}
```



44

Benchmark

```
for i = 1 .. 1,000,000 {
   lock(1)
   crit_section()
   unlock()
   compute()
```

- Compute chosen from uniform random distribution of mean 5 times critical section
- Measure elapsed time on Sequent Symmetry (20 CPU 30386, coherent write-back invalidate caches)



45

Results

- Test and set performs poorly once there is enough CPUs to cause contention for lock
 - Expected
- · Test and Test and Set performs better
 - Performance less than expected
 - Still significant contention on lock when CPUs notice release and all attempt acquisition
- · Critical section performance degenerates
 - Critical section requires bus traffic to modify shared structure
 - Lock holder competes with CPU that missed as they test and set) lock holder is slower
 - Slower lock holder results in more contention





47


 John Mellor-Crummey and Michael Scott, "Algorithms for Scalable Synchronisation on Shared-Memory Multiprocessors", ACM Transactions on Computer Systems, Vol. 9, No. 1, 1991




48







Selected Benchmark • Compared - test and test and set - Others in paper • Anderson's array based queue • test and set with exponential back-off - MCS




Confirmed Trade-off

- Queue locks scale well but have higher overhead
- Spin Locks have low overhead but don't scale well



COMP9242



Spinning versus Switching

- Remember spinning (busy-waiting) on a lock made little sense on a uniprocessor
 - The was no other running process to release the lock
 - Blocking and (eventually) switching to the lock holder is the only option.
- On SMP systems, the decision to spin or block is not as clear.
 - The lock is held by another running CPU and will be freed without necessarily blocking the requestor



57

Spinning versus Switching

- Blocking and switching
 - · to another process takes time
 - Save context and restore another
 - Cache contains current process not new process
 - » Adjusting the cache working set also takes time
 - TLB is similar to cache
 - Switching back when the lock is free encounters the same again
- Spinning wastes CPU time directly
- Trade off
 - If lock is held for less time than the overhead of switching to and back
 - \Rightarrow It's more efficient to spin
- ⇒Spinlocks expect critical sections to be short
 THE UNIVERSITY OF 58



Preemption and Spinlocks

- Critical sections synchronised via spinlocks are expected to be short
 - Avoid other CPUs wasting cycles spinning
- What happens if the spinlock holder is preempted at end of holder's timeslice
 - Mutual exclusion is still guaranteed
 - Other CPUs will spin until the holder is scheduled again!!!!!
- ⇒ Spinlock implementations disable interrupts in addition to acquiring locks to avoid lock-holder preemption




__

Multiprocessor Scheduling

- Given X processes (or threads) and Y CPUs,
 - how do we allocate them to the CPUs

THE UNIVERSITY OF NEW SOUTH WALES

60



Single Shared Ready Queue

- Pros
 - Simple
 - Automatic load balancing
- Cons
 - Lock contention on the ready queue can be a major bottleneck
 - · Due to frequent scheduling or many CPUs or both
 - Not all CPUs are equal
 - The last CPU a process ran on is likely to have more related entries in the cache.



62

Affinity Scheduling

- · Basic Idea
 - Try hard to run a process on the CPU it ran on last time
- · One approach: Two-level scheduling



63

Two-level Scheduling

- · Each CPU has its own ready queue
- · Top-level algorithm assigns process to CPUs
 - Defines their affinity, and roughly balances the load
- · The bottom-level scheduler:
 - Is the frequently invoked scheduler (e.g. on blocking on I/O, a lock, or exhausting a timeslice)
 - Runs on each CPU and selects from its own ready queue
 - Ensures affinity
 - If nothing is available from the local ready queue, it runs a process from another CPUs ready queue rather than go idle



64

Two-level Scheduling

- Pros
 - No lock contention on per-CPU ready queues in the (hopefully) common case
 - Load balancing to avoid idle queues
 - Automatic affinity to a single CPU for more cache friendly behaviour



