




26


– If NULL chain entry \Rightarrow page fault


THE UNIVERSITY OF NEW SOUTH WALES




















TLB properties


- TLB may or may not be under direct OS control
 Hardware-loaded TLB
 - On miss, hardware performs PT lookup and reloads TLB
 Example: x86, ARM
 - Software-loaded TLB
 - On miss, hardware generates a TLB miss exception, and exception handler reloads TLB
 Example: MIPS, Itanium (optionally)
- TLB size: typically 64-128 entries
- Can have separate TLBs for instruction fetch and data access
- TLBs can also be used with inverted page tables (and others)

THE UNIVERSITY OF NEW SOUTH WALES












MIPS R3000 TLB							
31	12	11			6	5	0
VPN		ASID				0	
EntryHi Register (TLB key fields)							
31	12	11	10	9	8	7	0
PFN		Ν	D	V	G	0	
 EntryLo Register (TLB data fields) N = Not cacheable D = Dirty = Write protect G = Global (ignore ASID in lookup) 			 V = valid bit 64 TLB entries Accessed via software through Cooprocessor 0 registers EntryHi and EntryLo 				
THE UNIVERSITY OF NEW SOUTH WALES							40





R3000 Address ^{0xFFFFFFFF} Space Layout _{0xC0000000}			kseg2
 Switching processes switches the translation 0xA0000000 		kseg1	
(page table) for kuseg	0×80000000	kseg0
Proc 1 kuseg	Proc 2 kuseg	0x0000000	Proc 3 kuseg



R3000 Address Space Layout	0xfffffff 0xC0000000	kseg2
 kseg2: – 1024 megabytes 	0xA0000000	kseg1
 TLB translated (mapped) Cacheable Depending on the 'N'-bit 	0x80000000	kseg0
 Only kernel-mode accessible Can be used to store the virtual linear array page table 		kuseg
THE UNIVERSITY OF NEW SOUTH WALES	0x00000000	