Lecture Overview				
 AVR ISA AVR Instructions & Programming (I) Basic construct implementation 				
S2, 2008 COMP9032 Week2 2				
AVR Registers				
 General purpose registers 32 8-bit registers, R0 ~ R31 or r0 ~ r31 Can be further divided into two groups First half group: R0 ~ R15 and second half group: R16 ~ R31 Some instructions work only on the second half group R16~R31 Due to the limitation of instruction encoding bits Will be covered later E.g. Idi rd, #number ;rd ∈ R16~R31 				

AVR Registers (cont.)

- General purpose registers
 - The following register pairs can work as address indexes
 - X, R27:R26
 - Y, R29:R28
 - Z, R31:R30
 - The following registers can be applied for specific use
 - R1:R0 store the result of multiplication instruction
 - R0 stores the data loaded from the program memory

AVR Registers (cont.)


- I/O registers
 - 64 8-bit registers
 - Their names are defined in the m64def.inc file
 - Used in input/output instructions
 - Mainly storing data/addresses and control signal bits
 - Some instructions work only with I/O registers, others with general purpose registers – don't confuse them
 - E.g. in rd, port ; port must be an I/O register
 - Will be covered in detail later
- Status register (SREG)
 - A special I/O register

S2, 2008	COMP9032 Week2	5	S2, 2008	COMP9032 Week2	6


The Status Register in AVR


- The Status Register (SREG) contains information about the result of the most recently executed arithmetic instruction. This information can be used for altering program flow in order to perform conditional operations.
- SREG is updated after any of ALU operations by hardware.
- SREG is not automatically stored when entering an interrupt routine and restored when returning from an interrupt. This must be handled by software.
 - Using in/out instruction to store/restore SREG

The Status Register in AVR (cont.)



- Bit 7 I: Global Interrupt Enable
 - Used to enable and disable interrupts.
 - 1: enabled. 0: disabled.
 - The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts.






- Bit 4 S: Sign Bit
 - Exclusive OR between the Negative Flag N and the Two's Complement Overflow Flag V (S = N ⊕V).
- Bit 3 V: Two's Complement Overflow Flag
 - The Two's Complement Overflow Flag V supports two's complement arithmetic.

S2, 2008



- Bit 2 N: Negative Flag
 - N is the most significant bit of the result.
- Bit 1 Z: Zero Flag
 - Z indicates a zero result in an arithmetic or logic operation. 1: zero. 0: Non-zero.



EEPROM Memory Space

 Covers 8-bit EEPR memory Use to pe store large Can be acc using load instructions special con settings Not covered course 	rmanently e set of data cessed and store with trol bit	0x0000	long – For exam • add Rd • sub Rd • mul Rd • brge k • Few instru – For exam • Ids Rd,	, _{Rr} , _{Rr} , _{Rr} uctions are 32 bits long	bits
S2, 2008	COMP9032 Week2	17	S2, 2008	COMP9032 Week2	18
Syntax: <i>clr Rd</i> Operand: 0 ≤ d Operation: Rd ← Instruction for 0 0 1 0	Syntax: $clr Rd$ Operand: $0 \le d \le 31$ Operation: Rd $\leftarrow 0$ • Instruction format		 Uncondition Syntax: jmp k Operand: 0 ≤ Operation: PC Instruction f 	k < 4M C ← K format	
 15 0 OpCode uses 6 bits (bit 10 to bit 15). The operand uses the remaining 10 bits (only 5 bits, bit 0 to bit 4, are actually needed). Execution time clock cycle 		1 0 0 1 ¹⁵ k k k k ³¹ • Execution tin <u>3 clock cycles</u>			


AVR Instruction Format

Examples (3) - with variable cycles • Conditional branch Syntax: breq k Operand: $-64 \le k < +63$ Operation: If Rd=Rr(Z=1) then PC \leftarrow PC+k+1, else PC PC+1 • Instruction format 1111 00kk kkk k001 • Execution time 1 clock cycle if condition is false 2 clock cycles if condition is true	 AVR has the followin Arithmetic and Logic Data transfer Program control Bit and Others Bit and Bit test MCU Control 	structions ng classes of instructions:
S2, 2008 COMP9032 Week2 21	S2, 2008 COM	P9032 Week2 22
AL Instructions	Transfer	Instructions
 Arithmetic addition E.g. ADD Rd, Rr Subtraction E.g. SUB Rd, Rr Increment/decrement E.g INC Rd Multiplication E.g. MUL Rd, Rr 	 GP register E.g. MOV Rd, Rr I/O registers E.g. IN Rd, PORTA OUT PORTB, Rr Stack PUSH Rr POP Rd Immediate values E.g. LDI Rd, K8 	 Memory Data memory E.g. LD Rd, X ST X, Rr Program memory E.g. LPM EEPROM memory Not covered in this course

Program Control Instructions


Program Control Instructions	Bit & Other Instructions			
<section-header> Branch Conditional Jump to address BREQ des BREQ des test AUI flag and jumpt to specified address instruction if the test was true Skip SBIC k test a bit in a register or an IO register and skip the next instruction if the test was true. Cunconditional Jump to the specified address is the est was true. Lump to the specified address is the est was true. Cunconditional Jump to the specified address is the est was true. FIMP des </section-header>	 Bit Set bit E.g. SBI PORTA, b Clear bit E.g CBI PORTA, b Bit copy E.g. BST Rd, b 			
S2, 2008 COMP9032 Week2 25	S2, 2008 COMP9032 Week2 26			
AVR Instructions (cont.)	AVR Addressing Modes			
 Not all instructions are implemented in all AVR controllers. Refer to the data sheet of a specific microcontroller Refer to online AVR instruction document for the detail description of each instruction 	 Immediate Register direct Memory related addressing mode Data memory Direct Indirect Indirect with Displacement Indirect with Pre-decrement Indirect with Post-increment Program memory EPROM memory Not covered in this course 			

Rit & Other Instructions




Data Direct Addressing

- The data memory address is given directly from the instruction
- For example




Indirect Addressing

- The address of memory data is from an address pointer (X, Y, Z)
- For example




Indirect Addressing with Displacement

- The address of memory data is from (Y,Z)+q
- For example




Indirect Addressing with Predecrement

- The address of memory data is from an address pointer (X, Y, Z) and the value of the pointer is autodecreased **before** each memory access.
- For example



Indirect Addressing with Postincrement


- The address of memory data is from an address • pointer (X, Y, Z) and the value of the pointer is autoincreased after each memory access.
- For example



Program Memory Addressing

Direct Program Addressing

- The instruction address is from instruction
- For example




Relative Program Addressing

COMP9032 Week2


- The instruction address is PC+k+1
- For example

S2. 2008




Indirect Memory Addressing

 The instruction address is implicitly stored in Z register




Program Memory Addressing with Post-increment

• For example



Program Memory Constant Addressing

- The address of the constant is stored in Z register
 - The address is a byte address.
- For example:



AVR Programming

- Refer to the online AVR Instruction Set documentation for the complete list of AVR instructions
 - http://www.cse.unsw.edu.au/~cs9032/refs/AVR-Instruction-Set.pdf
- · The rest of the lecture covers
 - Programming to implement some basic constructs with examples

 Expression – where all multiplica y, z are s 	Arithmetic Calculation (1/4) - example • Expressions $z = 2x - xy - x^2$ - where all data including products from multiplications are 8-bit unsigned numbers; and x, y, z are stored in registers r2, r3, and r4, respectively.			tructions do you	need?
S2, 2008	COMP9032 Week2	45	S2, 2008	COMP9032 Week2	46
Su	btract without Carr	У	M	ultiply Unsigned	
 Syntax: Operands: Operation: Flags affect Words: Cycles: 	• • • •	31}	 Flags affected 	r1:r0 ←Rr*Rd –unsigned * unsigned)	-
S2 2002		47	CO. 0000		40

S2, 2008

Load Immediate

Flag affected:Words:Cycles:	<i>Idi Rd, k</i> Rd∈ { r16,, r31 }, 0 ≤ k ≤ Rd←k None 1 1 1110 kkkk dddd kkkk ; Load \$42 to r16		•	-	<i>mov Rd, Rr</i> Rd, Rr ∈ {r0,r1,,r31} Rd←Rr None 1	
S2, 2008	COMP9032 Week2	49	S	52, 2008	COMP9032 Week2	50

Arithmetic Calculation (2/4)

AVR code for

 $z = 2x - xy - x^2$

 where all data including products from multiplications are 8bit unsigned numbers; and x, y, z are stored in registers r2, r3, and r4, respectively.

ldi	r16, 2	; r16 2
mul	r16, r2	; r1:r0 2x
mov	r5, r0	; r5 2x
mul	r2, r3	; r1:r0 xy
sub	r5, r0	; r5 < 2x-xy
mul	r2, r2	; r1:r0 x ²
sub	r5, r0	; r5 2x-xy- x²
mov	r4, r5	; r4 z

COMP9032 Week2

- 8 instructions and 11 cycles

51

Arithmetic Calculation (3/4)

Copy Register

• Expressions

 $z = 2x - xy - x^2$

z = x(2 - (x + y))- where all data including products from

multiplications are 8-bit unsigned numbers; and x, y, z are stored in registers r2, r3, and r4, respectively.

What instructions do you	need?	Ac	d without Carry	
 sub mul ldi mov add 		Operation:	<i>add Rd, Rr</i> Rd, Rr ∈ {r0, r1, …, r3 Rd←Rd + Rr ed: H, S, V, N, Z, C 1 1	31}
S2, 2008 COMP9032 Week2	53	S2, 2008	COMP9032 Week2	54

Arithmetic Calculation (4/4)

• AVR code for

 $z = 2x - xy - x^{2}$ z = x(2 - (x + y))

 where all data including products from multiplications are 8bit unsigned numbers; and x, y, z are stored in registers r2, r3, and r4, respectively.

mov	r5, r2	; r5 x
add	r5, r3	; r5 x+y
ldi	r16, 2	; r16 2
sub	r16, r5	; r16 < 2-(x+y)
mul	r2, r16	; r1:r0 x(2-(x+y))
mov	r4, r0	; r4 z

- 6 instructions and 7 cycles

Control Structure (1/2) - example

• IF-THEN-ELSE control structure

if(x<0) z=1; else z=-1;

- Numbers x, z are 8-bit signed integers and stored in registers. You need to decide which registers to use.
- · Instructions interested
 - Compare
 - Conditional branch
 - Unconditional jump

Compare

 Syntax: Operands: Operation: Flags affect Words: Cycles: Example: cp r4, brne r noteq: nop 	Rd–Rr (Rd is not changed sted: H, S, V, N, Z, C 1 1 1 r5 ; Compare r4 with r5		•		
S2, 2008	COMP9032 Week2	57	S2, 2008	COMP9032 Week2	58
C	Conditional Branch			Relative Jump	
Syntax:Operands:Operation:	<i>brge k</i> -64 ≤ k < 64 If Rd≥Rr (N⊕V=0) then PC	←PC+k+1.	 Syntax: Operands: Operation: 	<i>rjmp k</i> -2K ≤ k < 2K PC←PC+k+1	

- Operation: If Rd≥Rr (N \oplus V=0) then PC \leftarrow PC+k+1, else PC PC+1 if condition is false
- Flag affected: None

1

- Words:
- Cycles: 1 if condition is false; 2 if condition is true

- Operation: PC←PC+k+1
- Flag affected: None
- Words: 1
- Cycles: 2

Compare with Immediate

Control (2/2)

IF-THEN-ELSE control structure

if(a<0) b=1; else b=-1;

 Numbers x, z are 8-bit signed integers and stored in registers. You need to decide which registers to use.

	Juei	a=110		
	.def	b=r17		
		срі	a, 0	;a-0
		brge	ELSE	;if a≥0, to to ELSE
		ldi	b, 1	;b=1
		rjmp	END	;end of IF statement
	ELSE:	ldi	b, -1	;b=-1
S2, 200	END:			

Loop (1/2)

WHILE loop

 sum =0; i=1; while (i<=n){ sum += i*i; i++; }
 Numbers i, sum are 8-bit unsigned integers and stored in registers. You need to decide which registers to use.

S2, 2008

COMP9032 Week2

62

Loop (2/2)

• WHILE loop

defi:	= r17	
.det si	um = r18	
	ldi i, 1	;initialize
		,iiiidii2e
	clr sum	
loop:		
	cp n, i	
	brlo end	
	mul i, i	
	add sum, r0	
	inc i	
	rjmp loop	
end:	, , r	
	rjmp end	

Homework

 Refer to the AVR Instruction Set documentation (available at http://www.cse.unsw.edu.au/~COMP9032/re fs/AVR-Instruction-Set.pdf).

Study the following instructions:

- Arithmetic and logic instructions
 - add, adc, adiw, sub, subi, sbc, sbci, subiw, mul, muls, mulsu
 - and, andi, or, ori, eor
 - com, neg

Homework

 Study the following instructions (cont.) Branch instructions cp, cpc, cpi rjmp breq, brne brge, brlt brsh, brlo Data transfer instructions mov ldi, ld, st 			 2. Implement the following functions with AVR assembly language 2-byte addition (i.e, addition on 16-bit numbers) 2-byte signed subtraction 2-byte signed multiplication 3. Inverse a string of ten characters that is stored in the registers r0~r9; and store the inversed string in registers r10~r19 		
S2, 2008	COMP9032 Week2	65	S2, 2008	COMP9032 Week2	66
Homework 4. Translate the following if-then-else statement, where x is an 8-bit unsigned integer. if(x<0) = z=1;			Reading Material AVR Instruction Set online documentation Instruction Set Nomenclature I/O Registers The Program and Data Addressing 		
	z=1; else z=255;			tic instructions, program control	I

Homework