Advanced Operating Systems
COMP9242 2002/S2
UNSW
Printer-Friendly Version
Administration
-
Notices
-
Course Intro
-
Consultations
# On-line Survey (closed)
-
Survey Results
Work
-
Lectures
-
Milestone 0
-
Project Admin
-
Project Spec
-
Project FAQ
-
Exam
Documentation
-
ASysT Lab
-
L4 source browser
-
Sulima ISA Simulator
-
R4x00 ISA Summary
-
MIPS R4700 Reference
-
MIPS R4000 User Manual
-
Network Driver
-
GT64111
Related Info
-
Aurema OS Prize
-
OS Hall of Fame
History
-
2000
-
1999
-
1998
Staff
-
Gernot Heiser
(LiC)
Next:
Physical Caches
Up:
03-cache
Previous:
Fully virtual caches with
Virtually indexed, physically tagged caches
Medium speed:
lookup in parallel with address translation
tag comparison after address translation
No homonym problem
Potential synonym problem
More bits per tag (cannot leave off set-number bits)
increases area, latency, power consumption
Used on most modern architectures for L1 cache
Gernot Heiser 2002-08-15