Advanced Operating Systems
COMP9242 2002/S2
UNSW
Printer-Friendly Version
Administration
-
Notices
-
Course Intro
-
Consultations
# On-line Survey (closed)
-
Survey Results
Work
-
Lectures
-
Milestone 0
-
Project Admin
-
Project Spec
-
Project FAQ
-
Exam
Documentation
-
ASysT Lab
-
L4 source browser
-
Sulima ISA Simulator
-
R4x00 ISA Summary
-
MIPS R4700 Reference
-
MIPS R4000 User Manual
-
Network Driver
-
GT64111
Related Info
-
Aurema OS Prize
-
OS Hall of Fame
History
-
2000
-
1999
-
1998
Staff
-
Gernot Heiser
(LiC)
Next:
Translation Lookaside Buffers
Up:
03-cache
Previous:
Physical Caches
Cache Hierarchy
Use a hierarchy of caches to balance memory accesses:
Small, fast, virtually indexed cache on top (L1 cache).
Large, slow, physically indexed cache at bottom (L2-L5).
Each level reduces and clusters traffic.
High levels tend to be separated into instruction and data caches.
Low levels tend to be unified.
Gernot Heiser 2002-08-15