L4 Programming Introduction
Fundamental Concepts

- **Address Spaces**
  - Unit of protection, resource management

- **Threads**
  - Execution abstraction and provide unique identifiers

- Communication: IPC
  - Synchronous
  - Identification: uids

- AS construction: mapping
  - Via IPC
  - Flexpages
    - Architecture independent page abstraction
Drivers at User Level

- IO ports: part of the user address space
- Interrupts: messages from “hardware” threads
  - Acknowledge hardware interrupt via replying to interrupt message

\[ \text{INTERRUPT} = \text{IPC} \]
Root Task

• First task started at boot time
• Can perform privileged system calls
• Controls access to resources managed by privileged systems calls
  – ThreadControl, SpaceControl, ProcessorControl, MemoryControl
  – Thread allocation, memory attributes, processor modes, etc.
Kernel Information Page

• Kernel memory object located in the address space of a task.
  – Placed on address space creation
    • Location is dictated by SpaceControl system call

• Contains information about version and configuration of the kernel and the machine it’s running on
  – Examples: Page sizes supported, API version, physical memory layout.
KernelInterface

• System call provided to locate the kernel information page

• In ‘C’ api

```c
void * L4_KernelInterface (L4_Word_t *ApiVersion,
                           L4_Word_t *ApiFlags,
                           L4_Word_t *KernelId)
```
Virtual Registers

• Per-thread “registers” defined by the microkernel
• Are realised via real machine registers or via memory locations
  – Realisation depended on architecture and ABI
• Three basic types
  – Thread Control Registers (TCRs)
    • Used to share information about threads between the kernel and user level
  – Message Registers (MRs)
    • Used to send messages between threads. Contains the message (or description of it, e.g. region of memory)
  – Buffer Registers (BRs)
    • Used to specify where messages (other than MRs themselves) are received
Threads

- Code, data
Traditional Thread

• Abstraction and unit of execution
• Consists of
  – Registers
    • Current variables
    • Status
  – Instruction Pointer
    • Next instruction to execute
  – Stack
    • Execution history of yet unreturned procedures
    • One stack frame per procedure invocation
L4 thread = trad. thread +

• A set of TCRs, MRs, BRs
• A priority and a timeslice
• A unique thread identifier
• An associated address space
• L4 provides a fixed number of threads in the entire system
  – Root task responsible for creating/deleting threads and assigning them to address spaces.
  – System, User and “Hardware” threads

Thread Execution Path
Thread Control Blocks (TCBs)

- State of a thread is stored in it’s thread control block
- Some state can only be modified via a controlled interface (system calls) (e.g. address space associated with the thread)
- Some state can be freely visible and modifiable by user-level applications without compromising the system
- Why not put this information in a user-level TCB (UTCB) for efficiency of access
Thread Control Registers

- Stored in UT CB
- Only modified via provided programming interface
  - Don’t access it directly
- You can mostly ignore its contents
  - Most stuff is set/read in the context of other actions (e.g. IPC)
  - Not needed for project
    - E.g. processor number

<table>
<thead>
<tr>
<th>Register</th>
<th>Access Type</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>ThreadWord1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ThreadWord0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Virtual/ActualSender</td>
<td>rw, IPC</td>
<td>IPC modifications</td>
</tr>
<tr>
<td>IntendedReceiver</td>
<td>ro, IPC</td>
<td>IPC responses</td>
</tr>
<tr>
<td>ErrorCode</td>
<td>ro, IPC</td>
<td>IPC errors</td>
</tr>
<tr>
<td>XferTimeouts</td>
<td>rw, IPC</td>
<td>IPC transfers</td>
</tr>
<tr>
<td>~</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cop</td>
<td>wo</td>
<td></td>
</tr>
<tr>
<td>Preempt</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>ExceptionHandler</td>
<td>rw</td>
<td></td>
</tr>
<tr>
<td>Pager</td>
<td>rw, VM</td>
<td></td>
</tr>
<tr>
<td>UserDefinedHandle</td>
<td>rw, Threads</td>
<td></td>
</tr>
<tr>
<td>ProcessorNo</td>
<td>ro</td>
<td></td>
</tr>
<tr>
<td>MyGloballd</td>
<td>ro, Threads &amp; IPC</td>
<td></td>
</tr>
</tbody>
</table>
Thread Identifiers

- **Global Identifiers**
  - Identify a thread uniquely within the system

- **Local Identifiers**
  - Identify a thread within an address space
    - Only unique and useable within an address space
    - Used for some optimisations
    - Typically the address of the thread’s UTCB.

- Can translate one to another

<table>
<thead>
<tr>
<th>Global Thread Id</th>
<th>Global Interrupt Id</th>
<th>Local Thread Id</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thread No (32)</td>
<td>Interrupt No (32)</td>
<td>Local Id/64 (58)</td>
</tr>
<tr>
<td>Version (32)</td>
<td>1 (32)</td>
<td>000000</td>
</tr>
</tbody>
</table>
Thread Identifiers

- **Global Identifiers**
  - Thread number and version number assigned by root task accord to whatever policy you like
  - Example:
    - Version numbers are unique to give unique Ids
    - Threads number are grouped into tasks to allow upper bits to be task numbers

- **Local Identifiers**
  - Assigned by the system
ThreadControl

• Used to create, destroy, and modify threads
• Determines:
  – The global thread identifier associated with the thread
  – The address space the thread is associated with
  – The thread permitted to control scheduling parameters of the new thread
  – The pager
  – Location of the UTCB within the address spaces allotted UTCB area (See SpaceControl later)
• Threads can be created active or inactive.
  – Inactive is used to create and manipulate a new address space, or allocate a new thread to an existing address space.
ThreadControl

L4_Word_t L4_ThreadControl (L4_ThreadId_t dest,
    L4_ThreadId_t SpaceSpecifier,
    L4_ThreadId_t Scheduler,
    L4_ThreadId_t Pager,
    void * UtcbLocation)
Steps in Creating a New “Task”

• Task = Address Space + Thread

• A “task” has
  – Thread
    • Identifier, IP, SP, pager, scheduler, utcb location
  – Address space
    • UTCB area, kernel info page area, redirector
  – Code, data, and stack mapped to address space
Steps in Creating a New “Task”

1. Create an inactive thread in a new address space
   - `L4_ThreadControl (task, /* new tid */
     task, /* new space identifier */
     me, /* scheduler of new thread */
     L4_nilthread, /* pager = nil, inactive, */
     (void *) -1); /* NOP Utcb location */
Steps in Creating a New “Task”

2. Initialise location of KIP and UT CB area in new address space

L4_SpaceControl (task, 0, /* control (ignored on mips) */
kip_area,
utcb_area,
L4_anythread, /* redirector */
&control);
Steps in Creating a New “Task”

3. Specify the utcb location and assign a pager to the new thread to activate it.

L4_ThreadControl (task, task, me, pager, /* new pager */
(void *) utcb_base); /* utcb location */

This results in the thread immediately waiting for an IPC containing the IP and SP of the new thread.
Steps in Creating a New “Task”

4. Send an IPC to the new thread with the IP and SP in the first two words of the message.

   This results in the thread starting at the received IP with the SP set as received.
This is a little cumbersome!

• We provide the following support function in the sample project code.
  – Read it and understand what it does!!!!

l4e_task_new(L4_Threadld_t task,
    L4_Threadld_t pager,
    void *entrypoint, void *stack)
Adding extra inactive threads to a task

• Use ThreadControl to assign new inactive threads to an existing address space.
  • L4_ThreadControl (newtid, /* new thread id */ ExistingId, /* address space identifier */ me, /* scheduler of new thread */ L4_nilthread, /* pager = nil, inactive, (void *) -1); /* NOP Utcb location */
• Note: Can also add active threads
Manipulating threads within an Address Space

• So far can
  – Create a new address space with a single thread
  – Assign new threads to an existing address space

• ExchangeRegisters
  – Used to activate or modify an existing thread within an address space.
Exchange Registers

Thread ID
Instr. Ptr
Stack Ptr
Pager
UserHandle

Old User Handle
Old Instr. Ptr
Old Stack Ptr
Old Pager

Code
Data
Stack

Thread Execution Path
ExchangeRegisters

L4_ThreadId_t L4_ExchangeRegisters (L4_ThreadId_t dest,
   L4_Word_t control,
   L4_Word_t sp,
   L4_Word_t ip,
   /* ignore */ L4_Word_t flags,
   L4_Word_t UserDefHandle,
   L4_ThreadId_t pager,
   L4_Word_t *old_control,
   L4_Word_t *old_sp,
   L4_Word_t *old_ip,
   /* ignore */ L4_Word_t *old_flags,
   L4_Word_t *old_UserDefHandle,
   L4_ThreadId_t *old_pager)
Threads

• Note the microkernel only manages (preserves) the user-level IP and SP
  – (and registers if preempted)
• The following is managed by user-level applications (This means you)
  – User stack location, allocation, size, deallocation
  – Thread allocation, deallocation
  – Entry point
Be CAREFUL!!!!

- Stack corruption is a common problem
- Stack corruption is very difficult to
  - diagnose
  - debug
Communication

Ignoring Address Spaces
IPC Overview

• Single system call that implements several variants of synchronous unbuffered IPC
  – Arguments determine IPC system call behaviour
  – Operations are
    • Send() send a message to a specified thread
    • Receive() “closed” receive from a specific sender (might be an interrupt)
    • Wait() “open” receive from any sender (incl. interrupt).
    • Call() send and wait for reply (usual RPC operation)
    • Reply_and_Wait() send to a specific thread and wait for any new message (typical server operation)
Thread Identifiers

• Global Identifiers
  – Thread IDs
  – Interrupt IDs
  – Special IDs
    • Nil thread
    • Any thread

<table>
<thead>
<tr>
<th>Thread No (32)</th>
<th>Version (32)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Interrupt No (32)</th>
<th>1 (32)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>0 (64)</td>
<td></td>
</tr>
<tr>
<td>-1 (64)</td>
<td></td>
</tr>
</tbody>
</table>

• Local Identifiers
  – Special Ids
    • Any local thread

<table>
<thead>
<tr>
<th>Local Id/64 (58)</th>
<th>000000</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>-1 (58)</td>
<td>000000</td>
</tr>
</tbody>
</table>
typedef union {
    L4_Word_t raw;
    struct {
        L4_BITFIELD2( L4_Word_t, 
            version : __14,
            thread_no : __18);
    } X;
} L4_GthreadId_t;

typedef union {
    L4_Word_t raw;
    struct {
        L4_BITFIELD2(L4_Word_t,
            __zeros : 6,
            local_id : 26 __PLUS32);
    } X;
} L4_LthreadId_t;

typedef union {
    L4_Word_t raw;
    L4_GthreadId_t global;
    L4_LthreadId_t local;
} L4_ThreadId_t;
In `<l4/types.h>`

```c
#define L4_nilthread ((L4_Threadld_t) { raw : 0UL})
#define L4_anythread ((L4_Threadld_t) { raw : ~0UL})
#define L4_anylocalthread ((L4_Threadld_t) { local : { X : {L4_SHUFFLE2(0, ~0UL)}}})
```
IPC Registers

• **Message Registers**
  – 64 “registers”
  – Form a message
  – Used to transfer typed items and untyped words
    • Typed items
      – MapItem
      – GrantItem
      – StringItem

• **Buffer Registers**
  – 34 “registers”
  – Specify where
    • MapItems and GrantItems are received
    • StringItems are received
      if any are permitted to be in the message
Message Register Only IPC

Thread A

<table>
<thead>
<tr>
<th>MR63</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>:</td>
<td></td>
</tr>
<tr>
<td>MR13</td>
<td></td>
</tr>
<tr>
<td>MR12</td>
<td></td>
</tr>
<tr>
<td>MR11</td>
<td></td>
</tr>
<tr>
<td>MR10</td>
<td></td>
</tr>
<tr>
<td>MR9</td>
<td></td>
</tr>
<tr>
<td>MR8</td>
<td></td>
</tr>
<tr>
<td>MR7</td>
<td></td>
</tr>
<tr>
<td>MR6</td>
<td></td>
</tr>
<tr>
<td>MR5</td>
<td></td>
</tr>
<tr>
<td>MR4</td>
<td></td>
</tr>
<tr>
<td>MR3</td>
<td></td>
</tr>
<tr>
<td>MR2</td>
<td></td>
</tr>
<tr>
<td>MR1</td>
<td></td>
</tr>
<tr>
<td>MR0</td>
<td></td>
</tr>
</tbody>
</table>

Message transferred from one thread’s MRs to the other thread’s MRs

Guaranteed to not cause page faults

Thread B

<table>
<thead>
<tr>
<th>MR63</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>:</td>
<td></td>
</tr>
<tr>
<td>MR13</td>
<td></td>
</tr>
<tr>
<td>MR12</td>
<td></td>
</tr>
<tr>
<td>MR11</td>
<td></td>
</tr>
<tr>
<td>MR10</td>
<td></td>
</tr>
<tr>
<td>MR9</td>
<td></td>
</tr>
<tr>
<td>MR8</td>
<td></td>
</tr>
<tr>
<td>MR7</td>
<td></td>
</tr>
<tr>
<td>MR6</td>
<td></td>
</tr>
<tr>
<td>MR5</td>
<td></td>
</tr>
<tr>
<td>MR4</td>
<td></td>
</tr>
<tr>
<td>MR3</td>
<td></td>
</tr>
<tr>
<td>MR2</td>
<td></td>
</tr>
<tr>
<td>MR1</td>
<td></td>
</tr>
<tr>
<td>MR0</td>
<td></td>
</tr>
</tbody>
</table>
Overview of IPC operations

- **L4_Ipc** system call performs all IPC operations (both sending and receiving)
- **Helper functions for frequent operations** (see `<l4/ipc.h>`)
  - **L4_Send**
    - Send a message to a thread (blocking)
  - **L4_Receive**
    - Receive a message from a specified thread
  - **L4_Wait**
    - Receive a message from any sender
  - **L4_ReplyWait**
    - Send a response to a thread and wait for the next message
  - **L4_Call**
    - Send a message to a particular thread and wait for it to respond (usual RPC operation)
Message content specified by $\text{MR}_0$

- $u$ the number of untyped words
- $t$ the number of words holding typed items
- $\text{label}$ free for the sender to use as part of the message (usually a “label” or “tag”)
- $\text{flags}$ specifies option for the IPC operation
  - Not used for project (set = 0)
  - Specifies propagation
Example: Sending 4 untyped words

- Only 5 MRs transferred
  - Note: On MIPS64, 9 MRs are transferred in CPU registers
    - Fast
    - The rest (if used) are copied from and to memory

<table>
<thead>
<tr>
<th>MR5</th>
</tr>
</thead>
<tbody>
<tr>
<td>word 4</td>
</tr>
<tr>
<td>word 3</td>
</tr>
<tr>
<td>word 2</td>
</tr>
<tr>
<td>word 1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>label</th>
<th>0</th>
<th>0</th>
<th>4</th>
</tr>
</thead>
</table>

COMP9242 03s2
Example IPC code

L4_Msg_t msg;
L4_MsgTag_t tag;

L4_MsgClear(&msg);
L4_MsgAppendWord(&msg, word1);
L4_MsgAppendWord(&msg, word2);
L4_MsgAppendWord(&msg, word3);
L4_MsgAppendWord(&msg, word4);
L4_MsgLoad(&msg);

tag = L4_Send(tid);
IPC result MR₀

- **MsgTag [MR₀]**
  - *u* untyped words received (*u* = 0, send only IPC)
  - *t* typed words sent/received (*t* = 0, send only IPC)
- **Flags EXrp**
  - *E*: error occurred (send or receive), see ErrorCode TCR for details
  - *X*: received cross processor IPC (ignore)
  - *r*: received redirected IPC (ignore)
  - *p*: received propagated IPC (ignore)

<table>
<thead>
<tr>
<th><em>label₄₈</em></th>
<th><em>flags₄</em></th>
<th><em>t₆</em></th>
<th><em>u₆</em></th>
</tr>
</thead>
</table>
The StringItem Type

- Example sends a single simple string + two untyped words
  - More complex variations are possible (see the reference manual)
- Used to send a message in place
  - Avoid marshalling costs

Note: The typed items always follow the untyped words
C: specifies if typed items follow

In-memory message

<table>
<thead>
<tr>
<th>MR5</th>
<th>string ptr</th>
<th>String size</th>
<th>word 2</th>
<th>word 1</th>
<th>label</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
<td>000C</td>
<td>0</td>
</tr>
</tbody>
</table>

label: 0 2 2
Receiving Strings

- Buffer Registers used to specify area and size of memory region to receive strings
- Simple example
  - A single string

```
<table>
<thead>
<tr>
<th>buff ptr</th>
</tr>
</thead>
<tbody>
<tr>
<td>BR2</td>
</tr>
<tr>
<td>BR1</td>
</tr>
<tr>
<td>BR0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>buff size</th>
<th>0</th>
<th>0</th>
<th>000C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rcv Window</td>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>
Note!!!!

- Currently, StringItems are not supported on the MIPS-64 version of L4Ka::Pistachio
- We will discuss alternatives later
  - Example: Break long messages into many short messages
IPC Timeouts

- Used to control the duration of IPC
- Two *timeout* types
  - Rcv/Snd Timeouts
    - Used to control how long the IPC syscall will block prior to
      - The send phase beginning (*SndTimeout*)
      - The receive phase beginning (*RcvTimeout*)
  - XferTimeouts (Snd/Rcv)
    - Used to limit how long the IPC transfer takes
      - Only used for StringItems (i.e. you can ignore them on MIPS-64)
      - Needed to limit time waiting for sender/receiver pagefaults on memory.
        » More later in the course
Timeouts

- snd timeout, rcv timeout, xfer timeout
Timeouts

- snd timeout, rcv timeout, xfer timeout

Diagram: 
- wait for send
- send message (xfer)
- wait for reply
- receive message (xfer)
Timeouts

- snd timeout, rcv timeout, xfer timeout
## Timeouts

- Timeouts
  - snd timeout, rcv timeout, xfer timeout

- relative timeout values
  - 0
  - infinite
  - 1us … 610 h (log)

<table>
<thead>
<tr>
<th>e (5)</th>
<th>m (10)</th>
<th>$2^e m \mu s$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0_{(10)}</td>
<td></td>
</tr>
<tr>
<td>1_{(5)}</td>
<td>0_{(10)}</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>e_{(5)}</td>
<td>m_{(10)}</td>
</tr>
</tbody>
</table>
## Timeout Value Range

<table>
<thead>
<tr>
<th>e</th>
<th>m = 1</th>
<th>m = 1023</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1.00E-06</td>
<td>1.02E-03</td>
</tr>
<tr>
<td>1</td>
<td>2.00E-06</td>
<td>2.05E-03</td>
</tr>
<tr>
<td>2</td>
<td>4.00E-06</td>
<td>4.09E-03</td>
</tr>
<tr>
<td>3</td>
<td>8.00E-06</td>
<td>8.18E-03</td>
</tr>
<tr>
<td>4</td>
<td>1.60E-05</td>
<td>1.64E-02</td>
</tr>
<tr>
<td>5</td>
<td>3.20E-05</td>
<td>3.27E-02</td>
</tr>
<tr>
<td>6</td>
<td>6.40E-05</td>
<td>6.55E-02</td>
</tr>
<tr>
<td>7</td>
<td>1.28E-04</td>
<td>1.31E-01</td>
</tr>
<tr>
<td>8</td>
<td>2.56E-04</td>
<td>2.62E-01</td>
</tr>
<tr>
<td>9</td>
<td>5.12E-04</td>
<td>5.24E-01</td>
</tr>
<tr>
<td>10</td>
<td>1.02E-03</td>
<td>1.05E+00</td>
</tr>
<tr>
<td>11</td>
<td>2.05E-03</td>
<td>2.10E+00</td>
</tr>
<tr>
<td>12</td>
<td>4.10E-03</td>
<td>4.19E+00</td>
</tr>
<tr>
<td>13</td>
<td>8.19E-03</td>
<td>8.38E+00</td>
</tr>
<tr>
<td>14</td>
<td>1.64E-02</td>
<td>1.68E+01</td>
</tr>
<tr>
<td>15</td>
<td>3.28E-02</td>
<td>3.35E+01</td>
</tr>
<tr>
<td>16</td>
<td>6.55E-02</td>
<td>6.70E+01</td>
</tr>
<tr>
<td>17</td>
<td>1.31E-01</td>
<td>1.34E+02</td>
</tr>
<tr>
<td>18</td>
<td>2.62E-01</td>
<td>2.68E+02</td>
</tr>
<tr>
<td>19</td>
<td>5.24E-01</td>
<td>5.36E+02</td>
</tr>
<tr>
<td>20</td>
<td>1.05E+00</td>
<td>1.07E+03</td>
</tr>
<tr>
<td>21</td>
<td>2.10E+00</td>
<td>2.15E+03</td>
</tr>
<tr>
<td>22</td>
<td>4.19E+00</td>
<td>4.29E+03</td>
</tr>
<tr>
<td>23</td>
<td>8.39E+00</td>
<td>8.58E+03</td>
</tr>
<tr>
<td>24</td>
<td>1.68E+01</td>
<td>1.72E+04</td>
</tr>
<tr>
<td>25</td>
<td>3.36E+01</td>
<td>3.43E+04</td>
</tr>
<tr>
<td>26</td>
<td>6.71E+01</td>
<td>6.87E+04</td>
</tr>
<tr>
<td>27</td>
<td>1.34E+02</td>
<td>1.37E+05</td>
</tr>
<tr>
<td>28</td>
<td>2.68E+02</td>
<td>2.75E+05</td>
</tr>
<tr>
<td>29</td>
<td>5.37E+02</td>
<td>5.49E+05</td>
</tr>
<tr>
<td>30</td>
<td>1.07E+03</td>
<td>1.10E+06</td>
</tr>
<tr>
<td>31</td>
<td>2.15E+03</td>
<td>2.20E+06</td>
</tr>
</tbody>
</table>
Timeouts

- snd timeout, rcv timeout, xfer timeout

- relative timeout values
  - 0
  - infinite
  - 1us … 610 h (log) \(2^e m \mu s\)

- absolute timeout values
IPC

- to / from
- FromSpecifier
- Timeouts
- $MR_0$
IPC

• Send

- dest to / from
- nilthread FromSpecifier
- Timeouts
- MR₀
IPC

• Receive
  from dest

  – nilthread to / from
  – dest
  – FromSpecifier
  – Timeouts
  – MR_0
 IPC

- Wait
  Receive from *anyone*

  - nilthread to / from FromSpecifier
  - anythread
  - Timeouts
  - $MR_0$

  me
IPC

- Call
  - dest to/from
  - dest FromSpecifier
  - Timeouts
  - MR$_0$

me → dest
IPC

- ReplyWait
  - dest to / from
  - anythread FromSpecifier
  - Timeouts
  - MR_0
• Interrupts: messages from “hardware” threads

• Acknowledge hardware interrupt via replying to interrupt message

\[ \text{INTR} \quad = \quad \text{ipc} \]

The interrupt message is sent to the hardware thread’s pager
Interrupt Associated

• Association is done via the privileged thread (root task) using ThreadControl.

• To associate a thread to an interrupt
  – Set the pager of the hardware thread ID to the thread ID of the interrupt handler

• To disassociate the thread from an interrupt
  – Set the pager of the hardware thread ID to the hardware thread ID itself
Sample Code

int
register_cpu_interrupt_handler(host_handle_t host, int irq, void *fn, void *data)
{
    L4_ThreadId_t tid;
    int res;

    tid.global.X.thread_no = irq;
    tid.global.X.version = 1;

    res = L4_ThreadControl(tid, tid, L4_nilthread, L4_Pager(), (void*) -1);
    ^--- The tid we want
to associate the irq
with (this is a hack
right now)

    if (res != 1) {
        l4e_printf("BADNESS ON THREAD CONTROL\n");
    }

    irq_handlers[irq].function = fn;
    irq_handlers[irq].data = data;

    return 1;
}
Microkernel System Calls

- IPC
- Unmap
- SpaceControl
- ThreadSwitch
- Schedule
- SystemClock
- ExchangeRegisters
- ThreadControl
- KernelInterface
- ProcessorControl
- MemoryControl
ThreadSwitch

• Yields the current thread’s remaining timeslice, or donate remaining timeslice to another thread
  – You should not do this, but...
    • Can use to reduce impact of busy-wait
    • Ensure progress of resource (lock) holder
• L4_ThreadSwitch (thread);
  – Thread = nilthread: Yield the processor
  – Thread = threadID: Donate timeslice
  – See <l4/schedule.h> for derived functions
Schedule

- L4 implements a mostly multi-level round robin scheduler

- **Schedule** is used:
  - to change scheduling parameters of threads (which you should not need to do).
    - Timeslice
    - Priority
    - Total quantum (don’t use, set to infinity)
  - for controlling preemption parameters: not implemented
  - set the processor the thread should run on: not needed, you have only one 😊
Schedule

• Only a thread’s scheduler can invoke the schedule call
• The scheduler is set using thread control
  – Typically the root task will remain the scheduler
• Syscall:
  
  \[
  \text{L4\_Schedule} \ (\text{L4\_ThreadId\_t} \ dest, \\
  \text{L4\_Word\_t} \ \text{TimeControl}, \\
  \text{L4\_Word\_t} \ \text{ProcessorControl}, \\
  \text{L4\_Word\_t} \ \text{prio}, \\
  \text{L4\_Word\_t} \ \text{PreemptionControl}, \\
  \text{L4\_Word\_t} \ * \ \text{old\_TimeControl})
  \]

• Derived functions in \text{<l4/schedule.h>}

THE UNIVERSITY OF
NEW SOUTH WALES

COMP9242 03s2
63
SystemClock

• Returns the current system clock
  – 64-bit number that counts μ-seconds
• Usually not a real system call
Microkernel System Calls

- IPC
- Unmap
- SpaceControl
- ThreadSwitch
- Schedule
- SystemClock
- ExchangeRegisters
- ThreadControl
- KernelInterface
- ProcessorControl
- MemoryControl
Address Spaces
Address Spaces
Address Spaces

- map
Address Spaces

- map
- unmap
Address Spaces

- map
- unmap
- grant
Page Fault Handling

Application  "PF" msg  Pager

map msg
Page Fault Handling
Address Spaces

Physical Memory

Initial AS

Pager 1

Pager 2

Pager 3

Pager 4

Application

Application

Application

Driver

Driver
Address Space Management
Page Fault Protocol

"PF" msg
MR₀ = access type
MR₁ = faulting address
MR₂ = IP of faulting instruction

Application ➔ Pager

map msg
Contains MapItem

Pager ➔ Application
PageFault Message

- Note: Applications can synthesis page fault messages
  - Not a problem as the application could do it anyway by directly accessing the memory it wishes to cause a fault on
Mapping Questions

• How is the mapping to be sent specified?
• How is the mapping to be received specified?
• How do they combine to produce the end result?
• What is the end result?
Fpage Data Type

• Fpage
  – fpage size = $2^s$
  
  – Specifies a region of memory that is
    - A power of 2 in size
    - Aligned to its size

  – Note: Smallest supported size is architecture specific
    - MIPS-64 supports 4K ($s = 12$)
Fpage Data Type

• Complete Address Space

\[
\begin{array}{|c|c|c|}
\hline
0 & s=1_{(6)} & \sim_{(4)} \\
\hline
\end{array}
\]

• Nilpage

\[
\begin{array}{|c|c|c|}
\hline
0 & 0_{(6)} & 0_{(4)} \\
\hline
\end{array}
\]
Receiving a mapping

"PF" msg
MR₁ = 0x00002002
MR₂ = 0xXXXXXXXX

Application

Pager

12288

8192

BR₀ Rcv Fpage (window)

8  12(6)  0(4)
Buffer Register 0

• Specifies
  – Willingness and locations to receive StringItems
    • $s = 1$
  – The receive window for mappings
    • Which location in the address space mappings are allowed

| Rcv Window (fpage) | 000s |
Normal Page Fault

"PF" msg
MR₁ = 0x00002002
MR₂ = 0xXXXXXXXX

Application

Pager

BR₀ Rcv Fpage (window)
Set by kernel to entire address space

0 1(6) 0(4)
MapItem/GrantItem Data Type

- Permissions
  - R: read
  - w: write (1) mapping
  - X: execute
  - Note: Not all architectures support all combinations
    » MIPS-64: rx, rwx are supported by hardware
- g: mapping (0) or granting (1)
Send a mapping

MapItem

<table>
<thead>
<tr>
<th>Offset</th>
<th>Permissions</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x10</td>
<td>0(2)</td>
<td>s=12</td>
</tr>
<tr>
<td>0x20</td>
<td>0(8)</td>
<td>1000</td>
</tr>
</tbody>
</table>

Application

Pager

map msg

0x10000

NEW SOUTH WALES

COMP9242 03s2
Receive window > mapping size

MapItem

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>0(2)</th>
<th>s=12</th>
<th>0rwx</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x10</td>
<td></td>
<td>0(2)</td>
<td>s=12</td>
<td>0rwx</td>
</tr>
<tr>
<td>0x20</td>
<td></td>
<td>0(8)</td>
<td>1000</td>
<td></td>
</tr>
</tbody>
</table>

Application

Pager

Send_base determines location in receive window

8192

map msg

0x10000

0x20

0x10

s=12

rwx

0(2)

0(8)

1000
Mappings and Window Sizes

• See reference manual for precise definition of what happens for mismatched mappings and window sizes
• Advice:
  – Simply use 4K pages for all mappings
A Map Message

- For page faults, the kernel expects the following map message response
  - No untyped words
  - 1 MapItem
Explicit Mapping Receive

• $BR_0$ determines whether a receive/wait IPC can include a mapping
  – Set it prior to invoking IPC receive/wait
Unmap

- Used to revoke mappings established in other address spaces that are derived from mappings in the current address space.
- Unmap is also used to revoke access rights to existing mappings.
  - Example: RW -> RO
- The mapping to revoke are specified by fpages in MRs.
Unmap Arguments

• Control
  – \( f \): specifies whether fpage is *flushed* from the current address space in addition to revoking derived mapping
  – \( k \): specifies the highest number MR that contain an Fpage to unmap

• Fpages
  – Fpages specify the regions in the local address space
  – \( rwx \): the access rights to revoke

\[
\begin{array}{|c|c|c|}
\hline
0_{(57)} & f_{(1)} & k_{(6)} \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|}
\hline
MR_2 & Fpage \quad 0rwx \\
\hline
MR_1 & Fpage \quad 0rwx \\
\hline
MR_0 & Fpage \quad 0rwx \\
\hline
\end{array}
\]
Unmap Results

- **RWX**
  - Reference (r), Dirty (w), and Executed (x) bits
    - Reset as a result of the unmap operation
    - Bit returned set if corresponding access has occurred on any derived mapping
- **Note: Should not need to use**
  - Behaviour is not heavily tested

<table>
<thead>
<tr>
<th>Fpage</th>
<th>0RWX</th>
</tr>
</thead>
<tbody>
<tr>
<td>MR₂</td>
<td></td>
</tr>
<tr>
<td>MR₁</td>
<td></td>
</tr>
<tr>
<td>MR₀</td>
<td></td>
</tr>
</tbody>
</table>
**SpaceControl**

- Used to control the layout of newly created address spaces
  - Specifically
    - Location of Kernel Info Page
    - Location of UTCB region

- Redirector
  - All IPC from threads within the address space is redirected to a controlling thread
    - Used to enforce security policy

- Note: Should not need to change what is already done in the example code
Microkernel System Calls

- IPC
- Unmap
- SpaceControl
- ThreadSwitch
- Schedule
- SystemClock
- ExchangeRegisters
- ThreadControl
- KernelInterface
- ProcessorControl
- MemoryControl
ProcessorControl

• Privileged system call
• Sets processor frequency, voltage and other processor specific stuff.
• You can safely ignore it
MemoryControl

- Privileged system call
- Used to set cache architecture attributes on pages in memory
  - Machine specific
  - See Appendix E for details
Microkernel System Calls

• IPC
• Unmap
• SpaceControl
• ThreadSwitch
• Schedule
• SystemClock
• ExchangeRegisters
• ThreadControl
• KernelInterface
• ProcessorControl
• MemoryControl

That's all folks
Protocols

- Page Fault
- Thread Start
- Interrupt
- Preemption
  - Not supported, used to control preemption
- Exception
- Sigma0

Already covered
Exception Protocol

• Exception include: Divide by Zero, etc.
• Exceptions are indicated via Exception IPC to the thread’s exception handler thread
  – The IPC contains
    • IP of where to resume the thread after handling the exception
    • Exception type
    • Other machine specific stuff
  – The exception handler can respond with an IPC specifying a new IP and other state to recover from the exception

• You should not need to do anything other than kill the task that caused the exception
Sigma 0

- Contains all physical memory in the machine
  - Except that reserved for kernel use
  - Mapped idempotently
    - One-to-one
- Sigma0 distributes physical memory to start-up tasks at boot time
  - It maps each page once (and only once)
- Initial tasks request memory via an IPC protocol that allows mappings to be received
- Sigma0 responds (if possible) with an idempotent mapping giving access to a frame of physical memory
Sigma0 Request Message

- Requested attributes
  - Architecture specific
    - Use default = 0
- Requested Fpage
  - $B \neq -1$
    - Request a specific region of physical memory

<table>
<thead>
<tr>
<th>Requested attributes</th>
<th>$s_{(6)}$</th>
<th>$0_{(4)}$</th>
<th>$0_{(4)}$</th>
<th>$0_{(6)}$</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>$B = \text{Requested Fpage}/1024$</td>
<td>MR₂</td>
<td>MR₁</td>
<td>MR₀</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Sigma0 Response

- If a successful request, Sigma0 responds with an idempotent mapping giving access to the physical memory request
Sigma0 Response

• If a unsuccessful request, Sigma0 responds with the following

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>0(6)</th>
<th>1000</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>2</td>
<td>0</td>
</tr>
</tbody>
</table>