μ-Kernel Construction

Fundamental Abstractions

- Thread
- Address Space
  - What *is* a thread?
  - How to implement?
- *What conclusions can we draw from our analysis with respect to μK construction?*

Fundamental Abstractions

A thread is an independent flow of control inside an address space. Threads are identified by unique identifiers and communicate via IPC. Threads are characterized by a set of registers, including at least an instruction pointer, a stack pointer and a state information. A thread's state also includes the address space in which the thread currently executes.

A "thread of control" has



- register set
  - e.g. general registers, IP and SP
- stack
- status
  - e.g. FLAGS, privilege,
  - OS-specific states (prio, time…)
- address space
- unique id
- communication status

Construction Conclusions (1)

- Thread state must be saved / restored on thread switch.
- We need a thread control block (tcb) per thread.
- Tcbs must be kernel objects.

(at least partially, we found some good reasons to implement parts of the TCB in user memory.)

- **Tcbs implement threads.**
- We need to find
  - any thread's tcb starting from its uid
  - the currently executing thread's tcb (per processor)

Thread Switch A → B











Thread Switch A → B

In Summary:

- Thread A is running in user mode
- Thread A has experiences an end-of-time-slice or is preempted by an interrupt
- We enter kernel mode
- The microkernel has to save the status of the thread A on A's TCB
- The next step is to load the status of thread B from B's TCB.
- Leave kernel mode and thread B is running in user mode.













Construction conclusion

From the view of the designer there are two alternatives.

Single Kernel Stack

Only one stack is used all the time.

Per-Thread Kernel Stack

Every thread has a kernel stack.

Per-Thread Kernel Stack
Processes Model

- A thread's kernel state is implicitly encoded in the kernel activation stack
  - If the thread must block in-kernel, we can simply switch from the current stack, to another threads stack until thread is resumed
  - Resuming is simply switching back to the original stack
  - Preemption is easy
  - no conceptual difference between kernel mode and user mode

```
example(arg1, arg2) {
   P1(arg1, arg2);
   if (need_to_block) {
        thread_block();
        P2(arg2);
   } else {
        P3();
   }
   /* return control to user */
   return SUCCESS;
}
```

Single Kernel Stack
"Event" or "Interrupt" Model

- How does use a single kernel stack to support many threads?
  - Issue: How are system calls that block handled?

⇒ either *continuations*

- Draves *et al.* Using Continuations to Implement Thread Management and Communication in Operating Systems. Proc. 13th SOSP

⇒ or *stateless kernel* (interrupt model)

- Ford *et* al. Interface and Execution Models in the Fluke Kernel. Proc 3rd OSDI

Continuations

- State required to resume a blocked thread is explicitly saved in a TCB
  - A function pointer
  - Variables
- Stack can be discarded and reused to support new thread
- Resuming involves discarding current stack, restoring the continuation, and continuing

```
example(arg1, arg2) {
   P1(arg1, arg2);
   if (need_to_block) {
        save_context_in_TCB;
        thread_block(example_continue);
        /* NOT REACHED */
   } else {
        P3();
   }
   thread_syscall_return(SUCCESS);
}
example_continue() {
   recover_context_from_TCB;
   P2(recovered arg2);
   thread_syscall_return(SUCCESS);
}
```

Stateless Kernel

- System calls can not block within the kernel
  - If syscall must block (resource unavailable)
    - Modify user-state such that syscall is restarted when resources become available
    - Stack content is discarded
- Preemption within kernel difficult to achieve.
  - ⇒ Must (partially) roll syscall back to (a) restart point
- Avoid page faults within kernel code
  - ⇒ Syscall arguments in registers
    - Page fault during roll-back to restart (due to a page fault) is fatal.

IPC examples – Per thread stack

```
msg_send_rcv(msg, option,
       send_size, rcv_size, ...) {

   rc = msg_send(msg, option,
        send_size, ...);

   if (rc != SUCCESS)
   return rc;

   rc = msg_rcv(msg, option, rcv_size, ...);
   return rc;
}
```

Send and Receive system call implemented by a non-blocking send part and a blocking receive part.

Block inside msg_rcv if no message available

IPC examples - Continuations

```
msg_send_rcv(msg, option,
       send_size, rcv_size, ...) {
   rc = msg_send(msg, option,
        send_size, ...);
   if (rc != SUCCESS)
        return rc;
   cur_thread->continuation.msg = msg;
   cur_thread->continuation.option = option;
   cur_thread->continuation.rcv_size = rcv_size;
        ...
   rc = msg_rcv(msg, option, rcv_size, ...,
        msg_rcv_continue);
   return rc;
}
msg_rcv_continue(cur_thread) {
   msg = cur_thread->continuation.msg;
   option = cur_thread->continuation.option;
   rcv_size = cur_thread->continuation.rcv_size;
        ...
   rc = msg_rcv(msg, option, rcv_size, ...,
        msg_rcv_continue);
   return rc;
}
```

IPC Examples – stateless kernel

```
msg_send_rcv(cur_thread) {
   rc = msg_send(cur_thread);
   if (rc != SUCCESS)
        return rc;
   set_pc(cur_thread, msg_rcv_entry);
   rc = msg_rcv(cur_thread);
   if (rc != SUCCESS)
        return rc;
   return SUCCESS;
}
```

Set user-level PC to restart msg_rcv only

Single Kernel Stack

per Processor, event model

- either *continuations*
  - complex to program
  - must be conservative in state saved (any state that *might* be needed)
  - Mach (Draves), L4Ka::Strawberry
- or *stateless kernel*
  - no kernel threads, kernel not interruptible, difficult to program
  - request all potentially required resources prior to execution
  - blocking syscalls must always be re-startable
  - Processor-provided stack management can get in the way
  - system calls need to be kept simple "atomic".
  - \+ kernel can be exchanged on-the-fly
    - e.g. the fluke kernel from Utah
- low cache footprint
  - always the same stack is used !

Per-Thread Kernel Stack

- simple, flexible
  - kernel can always use threads, no special techniques required for keeping state while interrupted / blocked
  - no conceptual difference between kernel mode and user mode
  - e.g. L4
- but larger cache footprint
- difficult to exchange kernel on-the-fly

Conclusion: We have to look for a solution that minimizes the kernel stack size!

Conclusion: Either no persistent tcbs or tcbs must hold virtual addresses

enter kernel (IA32)



- trap / fault occurs (*INT n* / exception / interrupt)

points to the running threads kernel stack

enter kernel (IA32)



- trap / fault occurs (*INT n* / exception / interrupt)
  - push user esp on to kernel stack, load kernel esp

enter kernel (IA32)



- trap / fault occurs (*INT n* / exception / interrupt)
  - push user esp on to kernel stack, load kernel esp
  - push user eflags, reset flags (I=0, S=0)



- trap / fault occurs (*INT n* / exception / interrupt)
  - push user esp on to kernel stack, load kernel esp
  - push user eflags, reset flags (I=0, S=0)
  - push user eip, load kernel entry eip

hardware programmed, single instruction



- trap / fault occurs (*INT n* / exception / interrupt)
  - push user esp on to kernel stack, load kernel esp
  - push user eflags, reset flags (I=0, S=0)
  - push user eip, load kernel entry eip
- push X : error code (hw, at exception) or kernel-call type

hardware programmed, single instruction



- trap / fault occurs (*INT n* / exception / interrupt)
  - push user esp on to kernel stack, load kernel esp
  - push user eflags, reset flags (I=0, S=0)
  - push user eip, load kernel entry eip
- push X : error code (hw, at exception) or kernel-call type
- push registers (optional)

hardware programmed, single instruction

Sysenter/Sysexit

- Fast kernel entry/exit
  - Only between ring 0 and 3
  - Avoid memory references specifying kernel entry point and saving state
- Use Model Specific Register (MSR) to specify kernel entry
  - Kernel IP, Kernel SP
  - Flat 4GB segments
  - Saves no state for exit
- Sysenter
  - EIP = MSR(Kernel IP)
  - ESP = MSR(Kernel SP)
  - Eflags.I = 0, FLAGS.S = 0
- Sysexit
  - ESP = ECX
  - EIP = EDX
  - Eflags.S = 3
- User-level has to provide IP and SP
- by convention – registers (ECX, EDX?)
- Flags undefined
- Kernel has to re-enable interrupts

Sysenter/Sysexit

- Emulate int instruction (ECX=USP, EDX=UIP)

```
sub $20, esp
mov ecx, 16(esp)
mov edx, 4(esp)
mov $5, (esp)
```

- Emulate iret instruction

```
mov 16(esp), ecx
mov 4(esp), edx
sti
sysexit
```

System call (IA32)



Kernel-stack state

Uniprocessor:

- **Any kstack ≠ myself is current !**
  - (my kstack below [esp] is also current when in kernel mode.)

One thread is running and all the others are in their kernel-state and can analyze their stacks. All processes except the running are in kernel mode.

Kernel-stack state

Uniprocessor:

- **Any kstack ≠ myself is current !**
  - (my kstack below [esp] is also current when in kernel mode.)
- X permits to differentiate between stack layouts:
  - interrupt, exception, some system calls
  - ipc
  - V86 mode

Kernel-stack state

Uniprocessor:

- **Any kstack ≠ myself is current !**
  - (my kstack below [esp] is also current when in kernel mode.)
- X permits to differentiate between stack layouts:
  - interrupt, exception, some system calls
  - ipc
  - V86 mode



Remember:

- We need to find
  - any thread's tcb starting from its uid
  - **the currently executing thread's tcb**

Kernel esp

align tcbs on a power of 2:



Remember:

- We need to find
  - any thread's tcb starting from its uid
  - **the currently executing thread's tcb**

To find out the starting address from the tcb.

align tcbs:

```
mov   esp, ebp
and   -sizeof tcb, ebp
```



Thread switch (IA32)

Thread A

```
push    X
pusha
mov     esp, ebp
and     -sizeof tcb, ebp
  dest tcb address -> edi
mov     esp, [ebp].thr_esp
mov     [edi].thr_esp, esp
mov     esp, eax
and     -sizeof tcb, eax
add     sizeof tcb, eax
mov     eax, [esp0_ptr]
popa
add     $4, esp
iret
```

int 32

switch esp0 so that next *enter kernel* uses new kernel stack

switch current kernel stack pointer

Thread B

int 32


Switch threads (IA32)
CPU
esp
eip
eflags
eax ebx
ecx edx
ebp esi edi
tcb
edi ... eax
X
eip
cs
flg
esp
ss
tcb
esp0
user stack
user stack


Switch threads (IA32)
CPU
esp
eip
eflags
eax ebx
ecx edx
ebp esi edi
tcb
edi ... eax
X
eip
cs
flg
esp
ss
tcb
edi ... eax
X
eip
cs
flg
esp
ss
esp0
user stack
user stack
int 0x32, push registers of the green thread


Switch threads (IA32)
CPU
esp
eip
eflags
eax ebx
ecx edx
ebp esi edi
tcb
edi ... eax
X
eip
cs
flg
esp
ss
tcb
edi ... eax
X
eip
cs
flg
esp
ss
esp0
user stack
user stack
int 0x32, push registers of the green thread
switch kernel stacks (store and load esp)


Switch threads (IA32)
CPU
esp
eip
eflags
eax ebx
ecx edx
ebp esi edi
tcb
edi ... eax
X
eip
cs
flg
esp
ss
tcb
edi ... eax
X
eip
cs
flg
esp
ss
esp0
user stack
user stack
int 0x32, push registers of the green thread
switch kernel stacks (store and load esp)
set esp0 to new kernel stack


Switch threads (IA32)
CPU
esp
eip
eflags
eax ebx
ecx edx
ebp esi edi
tcb
tcb
edi ... eax
X
eip
cs
flg
esp
ss
esp0
user stack
user stack
int 0x32, push registers of the green thread
switch kernel stacks (store and load esp)
set esp0 to new kernel stack
SYSENTER
SYSEXIT
???
pop orange registers, return to new user thread


Sysenter/Sysexit
Emulate int instruction (ECX=USP, EDX=UIP)
mov esp0, esp
sub $20, esp
mov ecx, 16(esp)
mov edx, 4(esp)
mov $5, (esp)
Trick:
MSR points to esp0
mov (esp), esp
Emulate iret instruction
mov 16(esp), ecx
mov 4(esp), edx
sti
sysexit
tcb
5
eip
esp

Case study: IA-64

Thread Switching and
Kernel Entry

IA-64 User Accessible Registers



Thread Switching Overhead

- All registers must be saved on context switches
  - More than 3.2KB of register contents
- Certain optimizations made possible by hardware

Thread Switching Overhead



- gr_0 fixed to zero
- On thread switch:
  - Static registers must be saved explicitly
  - Stacked registers handled by register stack engine (RSE)
- "Only" 2.5KB of register contents left

Thread Switching Overhead



- fr_0 and fr_1 fixed
- Remaining floating-point registers can be handled lazily
- "Only" ~0.5KB of register contents left

Thread Switch Example

[pistachio/kernel/include/glue/v4-ia64/tcb.h]



- About 50 instructions
- Leave register save/restore up to compiler

Exception Handling



- Bank 1 used normally
- Automatic switch to bank 0 on exceptions
  - Frees up registers for storing context
- Can switch manually

Exception Handling



- Run on bank 1
- Exception
  - Switches to bank 0
- Store other registers

Exception Handling



- Run on bank 1
- Exception
  - Switches to bank 0
- Store other registers
- Switch to bank 1
- Store remaining registers

Kernel Entry

- Kernel entry by exception is slow
  - Must flush instruction pipeline
- IA-64 provides an epc instruction
  - Raises privileges to kernel mode
  - Continues execution on next instruction
  - Can only be executed in special regions of virtual memory



Mips R4600

- 32 Registers
- no hardware stack support
- special registers
  - exception IP, status, etc.
  - single registers, unstacked!
- Soft TLB !!



Kernel has to parse page table.

Exceptions on MIPS



- On an exception (syscall, interrupt, …)
  - Loads Exc PC with faulting intruction
  - Sets status register
    - Kernel mode, interrupts disabled, in exception.
  - Jumps to 0xffffffff80000180

To switch to kernel mode



- Save relevant user state
- Set up a safe kernel execution environment
  - Switch to kernel stack
  - Able to handle kernel exceptions
  - Potentially enable interrupts

Problems



- No stack pointer???
  - Defined by convention sp (r29)
- Load/Store Architecture: no registers to work with???
  - By convention k0, k1 (r31, r30) for kernel use only

enter kernel: (Mips)

Load kernel stack pointer if trap from user mode

```
mov   k1, C0_status
and   k0,k1,  exc_code_mask
sub   k0, syscall_code
IFNZ  k0
        mov   k0, kernel_base
        jmp   other_exception
FI
mov   t0, k1
srl   k1, 5     /* clear IE, EXL, ERL, KSU */
sll   k1, 5
mov   C0_status, k1
```

no syscall trap

```
and   k1, t0, st_ksu_mask
IFNZ  k1
        mov   t2, sp
        mov   sp, kernel_stack_bottom(k0)
FI
mov   t1, C0_exception_ip
mov   [sp-8], t2
add   t1, t1, 4
mov   [sp-16], t1
mov   [sp-24], t0
IFZ   AT, zero
        sub   sp, 24
        jmp   k_ipc
FI
```

Push old sp (t2), ip (t1), and status (t0)

TCB structure



Construction Conclusions (1)

- Thread state must be saved / restored on thread switch.
- We need a thread control block (TCB) per thread.
- TCBs must be kernel objects.
  - **Tcbs implement threads.**
- We need to find
  - **any thread's tcb starting from its *uid***
  - the currently executing thread's TCB (per processor)

Thread ID

- thread number
  - to find the tcb
- thread version number
  - to make thread ids "unique" in time

Thread ID → TCB (a)



- Indirect via table

```
mov     thread_id, %eax
mov     %eax, %ebx
and     mask thread_no, %eax
mov     tcb_pointer_array[%eax*4], %eax

cmp     OFS_TCB_MYSELF(%eax), %ebx
jnz     invalid_thread_id
```

Thread ID → TCB (b)



- direct address

```
mov     thread_id, %eax
mov     %eax, %ebx
and     mask thread_no, %eax
add     offset tcb_array, %eax

cmp     %ebx, OFS_TCB_MYSELF(%eax)
jnz     invalid_thread_id
```

Thread ID translation

- Via table
  - no MMU
  - table access per TCB
  - TLB entry for table
- *TCB pointer array* requires 1M virtual memory for 256K potential threads

- Via MMU
  - MMU
  - no table access
  - TLB entry per TCB
- virtual resource *TCB array* required, 256K potential threads need 128M virtual space for TCBs

Trick:



- *TCB pointer array* requires 1M virtual memory for 256K potential threads

Allocate physical parts of table on demand,
- dependent on the max number of allocated tcb

map all remaining parts to a 0-filled page
- any access to corresponding threads will result in "invalid thread id"

however: requires 4K pages in this table
- TLB working set grows: 4 entries to cover 4000 threads.
- Nevertheless much better than 1 TLB for 8 threads like in direct address.

AS Layout

32bits, virt tcb, entire PM

- user regions
- shared system regions
- per-space system regions

- other kernel tables
- physical memory
- kernel code
- tcbs



Limitations

32bits, virt tcb, entire PM

- number of threads
- physical mem size

- L4Ka::Pistachio/ia32:
  - **262,144**
  - **memory**

Nearly every desktop PC has more than 256 M

Physical Memory

- Kernel uses physical for:
  - Application's Page tables
  - Kernel memory
  - Kernel debugger
- Issue occurs only when kernel accesses *physical memory*
  - Limit valid physical range to remap size (256M)
  - or…

- Map and unmap
- copy IPC
- Page tables
- TCBs
- KDB output
- Mem Dump

Physical-to-virtual Pagetable

- Dynamically remap kernel-needed pages
- Walk physical-to-virtual ptab before accessing
- ***Costs???***
  - Cache
  - TLB
  - Runtime



Kernel Debugger (not performance critical)

- Walk page table in software
- Remap on demand (4MB)
- Optimization: check if already mapped



FPU Context Switching

- Strict switching

```
Thread switch:
   Store current thread's FPU state
   Load new thread's FPU state
```

  - Extremely expensive
    - IA-32's full SSE2 state is 512 Bytes
    - IA-64's floating point state is ~1.5KB
  - May not even be required
    - Threads do not always use FPU

Lazy FPU switching

- Lock FPU on thread switch
- Unlock at first use – exception handled by kernel

```
Unlock FPU
If fpu_owner != current
   Save current state to fpu_owner
   Load new state from current
   fpu_owner := current
```



IPC

Functionality & Interface

What IPC primitives do we need to communicate?

- Send to
  (a specified thread)
- Receive from
  (a specified thread)

- Two threads can communicate
- Can create specific protocols without fear of interference from other threads
- Other threads block until it's their turn
- Problem:
  - How to communicate with a thread unknown a priori
    (e.g., a server's clients)

What IPC primitives do we need to communicate?

- Send to
  (a specified thread)
- Receive from
  (a specified thread)
- Receive
  (from any thread)

- Scenario:
  - A client thread sends a message to a server expecting a response.
  - The server replies expecting the client thread to be ready to receive.
- Issue: The client might be preempted between the send to and receive from.

What IPC primitives do we need to communicate?

- Send to
  (a specified thread)
- Receive from
  (a specified thread)
- Receive
  (from any thread)
- Call
  (send to, receive from specified thread)
- Send to & Receive
  (send to, receive from any ~~thread~~)
- Send to, Receive from
  (send to, receive from specified different threads)

- Are other combinations appropriate?

Atomic operation to ensure that server's (callee's) reply cannot arrive before client (caller) is ready to receive

Atomic operation for optimization reasons. Typically used by servers to reply and wait for the next request (from anyone).

What message types are appropriate?

- Register
  - Short messages we hope to make fast by avoiding memory access to transfer the message during IPC
  - Guaranteed to avoid user-level page faults during IPC
- Di[illegible] (optional)
- In[illegible]
- Map pages (optional)
  - Messages that map pages from sender to receiver

Can be combined

What message types are appropriate?

[Version 4, Version X.2]

- Register
  - Short messages we hope to make fast by avoiding memory access to transfer the message during IPC
  - Guaranteed to avoid user-level page faults during IPC
- Strings (optional)

[illegible] (optional)

- Messages that map pages from sender to receiver

IPC - API

- Operations
  - Send to
  - Receive from
  - Receive
  - Call
  - Send to & Receive
  - Send to, Receive from
- Message Types
  - Registers
  - Strings
  - Map pages

Problem

- How to we deal with threads that are:
  - Uncooperative
  - Malfunctioning
  - Malicious
- That might result in an IPC operation never completing?

IPC - API

- Timeouts (V2, V X.0)
  - snd timeout, rcv timeout

IPC - API

- Timeouts (V2, V X.0)
  - snd timeout, rcv timeout
    - snd-pf timeout
      - specified by sender
- Attack through receiver's pager:



IPC - API

- Timeouts (V2, V X.0)
  - snd timeout, rcv timeout
    - snd-pf / rcv-pf timeout
      - specified by receiver
- Attack through sender's pager:



Timeout Issues

- What timeout values are typical or necessary?
- How do we encode timeouts to minimize space needed to specify all four values.
- Timeout values
  - Infinite
    - Client waiting for a server
  - 0 (zero)
    - Server responding to a client
    - Polling
  - Specific time
    - 1us – 19 h (log)

To Compact the Timeout Encoding

- Assume short timeout need to finer granularity than long timeouts
  - Timeouts can always be combined to achieve long fine-grain timeouts

- Assume page fault timeout granularity can be much less than send/receive granularity

$$\text{send/receive timeout} = \begin{cases} \infty & \text{if } e = 0 \\ 4^{15-e}m & \text{if } e > 0 \\ 0 & \text{if } m = 0,\ e \neq 0 \end{cases}$$

- Page fault timeout has no mantissa

$$\text{page fault timeout} = \begin{cases} \infty & \text{if } p = 0 \\ 4^{15-p} & \text{if } 0 < p < 15 \\ 0 & \text{if } p = 15 \end{cases}$$

Timeout Range of Values (seconds) [V 2, V X.0]

e	m=1	m=255
0	∞	
1	268.435456	68451.04128
2	67.108864	17112.76032
3	16.777216	4278.19008
4	4.194304	1069.54752
5	1.048576	267.38688
6	0.262144	66.84672
7	0.065536	16.71168
8	0.016384	4.17792
9	0.004096	1.04448
10	0.001024	0.26112
11	0.000256	0.06528
12	0.000064	0.01632
13	0.000016	0.00408
14	0.000004	0.00102
15	0.000001	0.000255

Up to 19h with ~4.4min granularity

1µs – 255µs with 1µs granularity

IPC - API

- Timeouts (V2, V X.0)
  - snd timeout, rcv timeout
    - snd-pf / rcv-pf timeout
  - timeout values
    - 0
    - infinite
    - 1us … 19 h (log)
  - Compact 32-bit encoding

Timeout Problem

- Worst case IPC transfer time is high given a reasonable single page-fault timeout
  - Potential worst-case is a page fault per memory access
    - IPC time = Send timeout + $n \times$ page fault timeout
  - Worst-case for a careless implementation is unbound
    - If pager can respond with null mapping that does not resolve the fault

IPC - API

- Timeouts (V X.2, V 4)
  - snd timeout, rcv timeout, xfer timeout snd, xfer timeout rcv



IPC - API

- Timeouts (V X.2, V 4)
  - snd timeout, rcv timeout, xfer timeout snd, xfer timeout rcv
    - relative timeout values
      - 0
      - infinite
      - 1us … 610 h (log)



IPC - API

- Timeouts (V X.2, V 4)
  - snd timeout, rcv timeout, xfer timeout snd, xfer timeout rcv
    - relative timeout values
      - 0
      - infinite
      - 1us … 610 h (log)



    - absolute timeout values



Timeout Range of Values (seconds) [V 4, V X.2]

0	0.000001	0.001023
1	0.000002	0.002046
3	0.000008	0.008184
5	0.000032	0.032736
7	0.000128	0.130944
9	0.000512	0.523776
11	0.002048	2.095104
13	0.008192	8.380416
15	0.032768	33.521664
17	0.131072	134.086656
19	0.524288	536.346624
21	2.097152	2145.386496
23	8.388608	8581.545984
25	33.554432	34326.18394
27	134.217728	137304.7357
29	536.870912	549218.943
31	2147.483648	2196875.772

1µs – 1023µs with 1µs granularity

Up to ~610h with ~35min granularity

To Encode for IPC

- Send to
- Receive from
- Receive
- Call
- Send to & Receive
- Send to, Receive from
- Destination thread ID
- Source thread ID
- Send registers
- Receive registers
- Number of send strings
- Send string start for each string
- Send string size for each string
- Number of receive strings
- Receive string start for each string
- Receive string size for each string
- Number of map pages
- Page range for each map page
- Receive window for mappings
- IPC result code
- Send timeout
- Receive timeout
- Send Xfer timeout
- Receive Xfer timeout
- Receive from thread ID
- Specify deceiting IPC
- Thread ID to deceit as
- Intended receiver of deceited IPC

Ideally Encoded in Registers

- Parameters in registers whenever possible
- Make frequent/simple operations simple and fast



Call-reply example



Send and Receive Encoding

- 0 (Nil ID) is a reserved thread ID
- Define -1 as a wildcard thread ID



Why use a single call instead of many?

- The implementation of the individual send and receive is very similar to the combined send and receive
  - We can use the same code
    - We reduce cache footprint of the code
    - We make applications more likely to be in cache

To Encode for IPC

- Send to
- Receive from
- Receive
- Call
- Send to & Receive
- Send to, Receive from
- Destination thread ID
- Source thread ID
- Send registers
- Receive registers
- Number of send strings
- Send string start for each string
- Send string size for each string
- Number of receive strings
- Receive string start for each string
- Receive string size for each string
- Number of map pages
- Page range for each map page
- Receive window for mappings
- IPC result code
- Send timeout
- Receive timeout
- Send Xfer timeout
- Receive Xfer timeout
- Receive from thread ID
- Specify deceiting IPC
- Thread ID to deceit as
- Intended receiver of deceited IPC

Message Transfer

- Assume that 64 extra registers are available
  - Name them MR_0 ... MR_{63} (message registers 0 ... 63)
  - All message registers are transferred during IPC

To Encode for IPC

- Send to
- Receive from
- Receive
- Call
- Send to & Receive
- Send to, Receive from
- Destination thread ID
- Source thread ID
- Send registers
- Receive registers
- Number of send strings
- Send string start for each string
- Send string size for each string
- Number of receive strings
- Receive string start for each string
- Receive string size for each string
- Number of map pages
- Page range for each map page
- Receive window for mappings
- IPC result code
- Send timeout
- Receive timeout
- Send Xfer timeout
- Receive Xfer timeout
- Receive from thread ID
- Specify deceiting IPC
- Thread ID to deceit as
- Intended receiver of deceited IPC

Message construction

- Messages are stored in registers (MR_0 ... MR_{63})
- First register (MR_0) acts as message tag
- Subsequent registers contain:
  - Untyped words (u), and
  - Typed words (t)

  (e.g., map item, string item)



Message construction

- Messages are stored in registers (MR_0 … MR_{63})
- First register (MR_0) acts as message tag
- Subsequent registers contain:
  - Untyped words (u), and
  - Typed words (t)

  (e.g., map item, string item)

Message construction

- Typed items occupy one or more words
- Three currently defined items:
  - Map item (2 words)
  - Grant item (2 words)
  - String item (2+ words)
- Typed items can have arbitrary order



Map and Grant items

- Two words:
  - Send base
  - Fpage
- Lower bits of send base indicates ma



Semantics will be explained during memory management lecture

String items

- Max size 4MB (per string)
- Compound strings supported
  - Allows scatter-gather
- Incorporates cacheability hints
  - Reduce cache pollution for long copy operations



String items

New string specifier may of course contain substrings

Different size compound strings require a new string specifier

All substrings are of same size



To Encode for IPC

- Send to
- Receive from
- Receive
- Call
- Send to & Receive
- Send to, Receive from
- Destination thread ID
- Source thread ID
- Send registers
- Receive registers
- Number of send strings
- Send string start for each string
- Send string size for each string
- Number of receive strings
- Receive string start for each string
- Receive string size for each string
- Number of map pages
- Page range for each map page
- Receive window for mappings
- IPC result code
- Send timeout
- Receive timeout
- Send Xfer timeout
- Receive Xfer timeout
- Receive from thread ID
- Specify deceiting IPC
- Thread ID to deceit as
- Intended receiver of deceited IPC

Timeouts

- Send and receive timeouts are the important ones
  - Xfer timeouts only needed during string transfer
  - Store Xfer timeouts in predefined memory location



To Encode for IPC

- Send to
- Receive from
- Receive
- Call
- Send to & Receive
- Send to, Receive from
- Destination thread ID
- Source thread ID
- Send registers
- Receive registers
- Number of send strings
- Send string start for each string
- Send string size for each string
- Number of receive strings
- Receive string start for each string
- Receive string size for each string
- Number of map pages
- Page range for each map page
- Receive window for mappings
- IPC result code
- Send timeout
- Receive timeout
- Send Xfer timeout
- Receive Xfer timeout
- Receive from thread ID
- Specify deceiting IPC
- Thread ID to deceit as
- Intended receiver of deceited IPC

String Receival

- Assume that 34 extra registers are available
  - Name them BR_0 ... BR_{33} (buffer registers 0 ... 33)
  - Buffer registers specify
    - Receive strings
    - Receive window for mappings

Receiving messages

- Receiver buffers are specified in registers (BR_0 ... BR_{33})
- First BR (BR_0) contains "Acceptor"
  - May specify receive window (if not nil-fpage)
  - May indicate presence of receive strings/buffers (if s-bit set)

Receiving messages



To Encode for IPC

- Send to
- Receive from
- Receive
- Call
- Send to & Receive
- Send to, Receive from
- Destination thread ID
- Source thread ID
- Send registers
- Receive registers
- Number of send strings
- Send string start for each string
- Send string size for each string
- Number of receive strings
- Receive string start for each string
- Receive string size for each string
- Number of map pages
- Page range for each map page
- Receive window for mappings
- IPC result code
- Send timeout
- Receive timeout
- Send Xfer timeout
- Receive Xfer timeout
- Receive from thread ID
- Specify deceiting IPC
- Thread ID to deceit as
- Intended receiver of deceited IPC

IPC Result

- Error conditions are exceptional
  - I.e., not common case
  - No need to optimize for error handling
- Bit in received message tag indicate error
  - Fast check
- Exact error code store in predefined memory location

IPC Result

- IPC errors flagged in MR_0
- Senders thread ID stored in register



To Encode for IPC

- Send to
- Receive from
- Receive
- Call
- Send to & Receive
- Send to, Receive from
- Destination thread ID
- Source thread ID
- Send registers
- Receive registers
- Number of send strings
- Send string start for each string
- Send string size for each string
- Number of receive strings
- Receive string start for each string
- Receive string size for each string
- Number of map pages
- Page range for each map page
- Receive window for mappings
- IPC result code
- Send timeout
- Receive timeout
- Send Xfer timeout
- Receive Xfer timeout
- Receive from thread ID
- Specify deceiting IPC
- Thread ID to deceit as
- Intended receiver of deceited IPC

IPC Redirection

- Redirection/deceiting IPC flagged by bit in the message tag
  - Fast check
- When redirection bit set
  - Thread ID to deceit as and intended receiver ID stored in predefined memory locations

To Encode for IPC

- Send to
- Receive from
- Receive
- Call
- Send to & Receive
- Send to, Receive from
- Destination thread ID
- Source thread ID
- Send registers
- Receive registers
- Number of send strings
- Send string start for each string
- Send string size for each string
- Number of receive strings
- Receive string start for each string
- Receive string size for each string
- Number of map pages
- Page range for each map page
- Receive window for mappings
- IPC result code
- Send timeout
- Receive timeout
- Send Xfer timeout
- Receive Xfer timeout
- Receive from thread ID
- Specify deceiting IPC
- Thread ID to deceit as
- Intended receiver of deceited IPC

Virtual Registers

- What abou… …nd buffer registers?
  - Most ar… spare registe…
- What about predefined memory locations?
  - Must be thread local

Define as Virtual Registers

Define as Virtual Registers

What are Virtual Registers?

- Virtual registers are backed by either
  - Physical registers, or
  - Non-pageable memory
- UTCBs hold the memory backed registers
  - UTCBs are thread local
  - UTCB can not be paged
    - No page faults
    - Registers always accessible



Other Virtual Register Motivation

- Portability
  - Common IPC API on different architectures
- Performance
  - Historically register only IPC was fast but limited to 2-3 registers on IA-32, memory based IPC was significantly slower but of arbitrary size
  - Needed something in between

Switching UTCBs (IA-32)

- Locating UTCB must be fast
  (avoid using system call)
- Use separate segment for UTCB pointer
  mov %gs:0, %edi
- Switch pointer on context switches



Switching UTCBs (IA-32)

- Locating UTCB must be fast
  (avoid using system call)
- Use separate segment for UTCB pointer
  mov %gs:0, %edi
- Switch pointer on context switches



Message Registers and UTCB

- Some MRs are mapped to physical registers
- Kernel will need UTCB pointer anyway – pass it



Free Up Registers for Temporary Values

- Kernel need registers for temporary values
- MR_1 and MR_2 are the only registers that the kernel may not need



Free Up Registers for Temporary Values

- *Sysexit* instruction requires:
  - ECX = user IP
  - EDX = user SP



IPC Register Encoding

- Parameters in registers whenever possible
- Make frequent/simple operations simple and fast



What About IA-64?