Bug: Kernel panics if IDT 79R4600 rev. 2.0 erratum 7 situation occurs.
The CPU sometimes generates
incorrect BVA and EntryHi addresses in a TLBmod exception taken
on the second
last instruction in a page. Synthesize the correct BVA and jump back to
Fixed, the situation is now handled correctly by synthesizing the