

Design Automation Methodologies for Extensible Processors Platform

Newton Cheung

School of Computer Science & Engineering
The University of New South Wales
Sydney, Australia

ncheung@cse.unsw.edu.au

Outline

- System-On-Chips Design Challenges
- Extensible Processors Platform
- Background ñ Xtensa
- Problems in Extensible Processors Platform
- The Goal of the research
- Proposed Solution
- INSIDE
- MINCE
- Conclusions

ncheung@cse.unsw.edu.au

2

SoC Design Challenges

- Application functionality
- Ever changing nature of embedded product

Increasing software content **Flexibility**


- Power consumption
- Chip area
- Cost

Customizing the architecture to the specific application (application domain) **Efficiency**

ncheung@cse.unsw.edu.au

3

Flexibility vs. Efficiency (Energy)




Source: Fei Sun @ ICCAD 2002


ncheung@cse.unsw.edu.au

4

Flexibility vs. Efficiency (Performance)




Application Specific Processor



Optimized Processor Design (ASIP)

- ï Cost
 - ñ Small size
- ï Performance
 - ñ Application extensions
- ï Productivity
 - ñ Rapid hardware and software




Extensible Processors Platform

- ï Represents the state-of-the-art in **application specific instruction-set processor (ASIP)**
- ï Consists of a **base processor** containing a **base instruction set**, plus the capability to **customize their architecture** to replace computationally intensive code segments
- ï The goal of designing extensible processors is typically to **maximize the performance** of an application, while **meeting design constraints**

Extensible Processors Platform

- Enables to address **three** architectural levels on the base processor:
 - Inclusion/Exclusion of **predefined blocks**
 - **Instructions** extension
 - **Parameterizations**



Outline


- System-On-Chips Design Challenges
- Extensible Processors Platform
- Background • Xtensa
- Problems in Extensible Processors Platform
- The Goal of the research
- Proposed Solution
- INSIDE
- MINCE
- Conclusions

Background (Xtensa)




Source: www.tensilica.com

Xtensa Architecture




Source: www.tensilica.com

Xtensa Custom Instructions (TIE)



Source: www.tensilica.com


Xtensa's Design Flow



Extensible Processor (Why?)


	Standard Processor	Extensible Processor	ASIC (RTL Logic)
Application tuned data paths	NO	Yes: High-level TIE	Low-level RTL
Task Control	C/C++	C/C++	No
Simulation	Fast simulation or board	Fast simulation or board	RTL simulation: 100x slower
Multiple Engines	Limited	Simple directed MP interface	Possible, but hard to design and model

Example: Digital Video



Example: Multiple Processors for TOE

TCP/IP Offload Engine (TOE)
 NEC TOE can achieve full wire speed by eight parallel
 & two management and dispatch Tensilica cores (Total 10) for
 High Performance IP based Network Storage --- NAS & IP-SAN




Source: www.tensilica.com

Example: Voice Gateway

Voice Gateway

Source: www.tensilica.com

Five Tensilica cores in common development system



Outline


- ï System-On-Chips Design Challenges
- ï Extensible Processors Platform
- ï Background ñ Xtensa
- ï Problems in Extensible Processors Platform
- ï The Goal of the research
- ï Proposed Solution
- ï INSIDE
- ï MINCE
- ï Conclusions

Problems in Automation??



Source: www.tensilica.com

Generic Design Flow of Extensible Processor



Previous Works

- ï Profiling/Identification
 - ñ [Binh 1998], [Yang 2002], ARC, Xtensa
- ï Design methodology for different aspects
 - ñ [Gupta 2000], [Jain 2001]
- ï Instruction generation/selection
 - ñ [Brisk 1998], [Kastner 2001], [Sun 2003], [Zhao 2002]
- ï Overall design flow for extensible processors
 - ñ [Kathail 2002], [Lee 2002], [Sun 2002]
- ï Vendor and academic
 - ñ ARC, Lisatek, Xtensa, ASIP-Meister


Outline

- ï System-On-Chips Design Challenges
- ï Extensible Processors Platform
- ï Background ñ Xtensa
- ï Problems in Extensible Processors Platform
- ï The Goal of the research
- ï Proposed Solution
- ï INSIDE
- ï MINCE
- ï Conclusions

Goal of the Research

- ï To **automate** the design flow of extensible processors platform.
- ï Given an application and design constraints, the system configures an extensible processor that **maximizes the performance of** an application while **satisfying the design constraints**.

Proposed Solution



INSIDE / MINCE

1. INSIDE system

- ñ Identifies sections of code segments which are suitable for translation to instructions.
 - ñ A two-level hierarchy approach.
 - ñ A performance estimator.
- Reduces the **design turnaround time** significantly.


2. MINCE tool

- ñ Match code segment with pre-synthesized extensible instruction using combinational equivalence.
- Enhances **reusability** of the extensible instructions.

Outline

- ï System-On-Chips Design Challenges
- ï Extensible Processors Platform
- ï Background ñ Xtensa
- ï Problems in Extensible Processors Platform
- ï The Goal of the research
- ï Proposed Solution
- ï INSIDE
- ï MINCE
- ï Conclusions

INSIDE system (Overview)



Phase I: Heuristic Algorithm (Part I)

- ï For selecting pre-configured processor
- ï The **area delay product**, EP_i of processor i for a certain application

$$EP = \frac{1}{\#CC \times Period \times Area}$$

Processor	Clock Cycle	Clock Period	Area	EP
P1	12000	6ns	5000	2.78
P2	8000	8ns	8000	1.95

Phase II: Identify Code Segments

- ï **Problem:**
 - ñ Application has **millions of lines of C code**, how do we know which code segment is good for converting to extensible instruction
- ï **Fitting function**
 - ñ Identifies code segments which are **suitable** for translation to extensible instructions
 - ñ Extracts **characteristics** of the code segment

Fitting Function


- ï The four characteristics:
 - ñ The **frequency of use** of a code segment
 - ñ The **number of operands** in a code segment
 - ñ The percentage of integer (short) **type operands** in all the operands
 - ñ The percentage of **bit operations** in all the operands
- ï The fitting function:

$$FittingFunction = F.U. \times \frac{1}{\left[\frac{N.O.}{\alpha} \right]} \times T.O. \times B.O.$$

α ñ the ideal number of operands in the code segment.

Relationship

- ï Relationship between the fitting function and the speedup/area ratio of the instruction



Phase III: Heuristic Algorithm (Part II)

- For selecting extensible instructions
- The **potential speedup/area ratio**, *PSAR*, of extensible instruction in processor:

$$PSAR = \frac{\% \text{ of } \#CC \times \text{Speedup}}{\text{Area} \times \text{Latency}_{\max}}$$


Instruction	% of total clock cycle	Speedup	Area	Latency	PSAR
Inst 1	13	3x	1500	6ns	43333
Inst 2	10	6x	2500	6ns	34286

Phase IV: Performance Estimation

- For rapidly estimating the execution time
- The **execution time estimation**, *ETE*, for an extensible processor with a set of selected extensible instruction:

$$ETE = \left\{ CC_{\text{Unaffected}} + \frac{CC_{\text{affected}}}{\text{Speedup}} \right\} \times \text{Latency}_{\max}$$


Experimental Methodology



Results

Application.	Our Best Solution wrt time		Original Solution	
	Area [gates]	Execution Time [sec.]	Area [gates]	Execution Time [sec.]
adpcm encoder	77,964	1.77	61,620	2.06
gsm encoder	79,540	13.36	61,620	13.68
gsm decoder	78,093	6.58	61,620	7.21
g721 encoder	73,200	1.96	61,620	2.69
g721 decoder	63,200	2.06	61,620	2.81
mpeg2 decoder	63,255	0.6321	61,620	0.8021
voice recognition	105,900	0.2638	61,620	1.8018

Results (Design Turnaround Time)




ncheung@cse.unsw.edu.au

37

Results (Pareto Points)

Application.	Pareto Points obtained (Total Pareto Points)	Error rate of perf. estimation on Pareto Points [%]
adpcm encoder	3(6)	3%
gsm encoder	4(4)	7%
gsm decoder	5(5)	7%
g721 encoder	4(6)	4%
g721 decoder	2(3)	5%
mpeg2 decoder	5(5)	7%
voice recognition	9(9)	4%



ncheun

Results of *INSIDE* system

- ï Mediabench applications
- ï Speedup of the applications:
 - ñ On average **2.03x** (up to 7x)
- ï Hardware overheads:
 - ñ On average **25%** (up to 72%)
- ï Pareto points:
 - ñ Obtained on average **83%** (up to 100%)
 - ñ On average within **5%** of the execution time

ncheung@cse.unsw.edu.au

39

Outline

- ï System-On-Chips Design Challenges
- ï Extensible Processors Platform
- ï Background ñ Xtensa
- ï Problems in Extensible Processors Platform
- ï The Goal of the research
- ï Proposed Solution
- ï **INSIDE**
- ï **MINCE**
- ï **Conclusions**

ncheung@cse.unsw.edu.au


40

The Aim of the MINCE

• Matching INstructions using Combinational Equivalence

• Automatically matching code segments to pre-synthesized specific instructions.


```
// Application in C
int main() {
  0 0
  // Code segment
  for (x = 0; x < 100000; x++) {
    tmp = a[x] * b[x] << 4;
    total += tmp;
  }
  0 0
}
```



Functional Equivalent

```
// Pre-synthesized specific instructions
state total 32
iclass ei EI {out arr, in art, in ars} {in state}
reference EI {
  wire [31:0] tmp
  assign tmp = TIEmul(arr, ars, 1'b0) >> 4;
  assign arr = tmp + state;
}
```

Motivation




MINCE Tool

• An automated tool for matching pre-synthesized extensible instruction to the functional equivalence of code segments using combinational equivalence checking in the extensible processors platform.

MINCE Tool

• MINCE consists:

- A translator
- A filtering algorithm
- A combinational equivalence checking tool



Related Works

- Simulation techniques:
[Stadler 1999]
- Graph matching techniques:
[Corazao 1993] [Kang 1995] [Liem 1994] [Shu 1996]
- Equivalence verifications:
[Clarke 2003], [Pnueli 1998], [Semeria 2002]


Our Contributions

- Enhances **reusability** of the extensible instructions.
- MINCE tool is **superior** to computation-intensive and error-prone **simulation approaches**.
- The usage of functional equivalence checking ensures that the results are largely **independent of the programming style** of the application.

Phase I: Translator

- The goal of the translator is to **convert** the application written in C/C++ to a set of code segment in Verilog HDL using a **systematic approach**.
- To reduce the **granularity** of the application written in C/C++.
- The translator consists of **four steps**:
 - Separate the application into code segments;
 - Compile code segments;
 - Convert to register transfer list;
 - Map to Verilog HDL file.

Translator




Phase II: Filtering Algorithm

- The goal of the filtering algorithm is to **eliminate** the unnecessary and complex Verilog HDL file into the combinational equivalence checking model.
- Verilog HDL files can be pruned as non-match:
 - Differing **number of ports**;
 - Differing **port sizes**;
 - Insufficient **number of base hardware modules** to present complex module.


Complex Module	Implementation - Hardware Module
Multiplier (32-bit)	Add, Shift
Multiplier (32-bit)	Multiplier (16-bit), Adder, Multiplexor
Division (32-bit)	Multiplier (32-bit), Reciprocal
Division (32-bit)	Subtract, Shift
Square Root (32-bit)	Multiplier (32-bit), Add, Subtract
Sine (32-bit)	Multiplier (32-bit), Add, Subtract
Cosine (32-bit)	Multiplier (32-bit), Add, Subtract

Combinational Equivalence Checking

- Binary Decision Diagram (BDD)**
- For example,




Results




EM: Exact match
 FE: Functional equivalence
 DM: I/O match only
 TW: Do not match

Results



Future Plan



53

Conclusion

- ï Extensible processors platform enables to address three architectural levels in order to **tune for application specific**:
 - ñ Inclusion/Exclusion of predefined blocks
 - ñ Instructions extension
 - ñ Parameterizations
- ï The goal of the research is to **automate** the design flow of extensible processor platform.
- ï INSIDE system / MINCE tool

ncheung@cse.unsw.edu.au

54