COMP4211 : Advance Computer Architecture

Vector Processor

27/04/2004

COMP4211- Advanced Computer Architecture Yian Sun

Overview

- Introduction: What and Why?
- Basic Vector Architecture
- Example: MIPS Vs VMIPS
- Parallelism using convoys
- Vector Memory Systems
- Real World Issues:
 - Vector Length
 - Stride
- Introduction into Cray-1

27/04/2004

COMP4211- Advanced Computer Architecture Yian Sun

Introduction

What is a Vector Processor?

- Consider an operation D = A +C
- Vector processor provides high-level operations that work on vectors.
- A typical instruction might add two 64 element FP vectors.
- Commercialized long before ILP machines.

Introduction cont.

Why Vector Processors?

- It is equivalent to executing an entire loop
 - Reducing instruction fetch and decode bandwidth.
- Each instruction guarantees each result is independent on other results in same vector
 - No data hazard check needed in an instruction.
 - Executed using array of paralleled functional units, or deep pipeline.

3

COMP4211- Advanced Computer Architecture Yian Sun



Basic Vector Architecture

- Ordinary scalar pipeline unit + Vector unit.
- Two Types
 - Vector-register -> all operations except load and store based on registers.
 - Memory-memory -> all operations are memory to memory.
- Concentrate on Vector-register, particularly VMIPS architecture.

27/04/2004

27/04/2004

COMP4211- Advanced Computer Architecture Yian Sun

BVA ñ the components

Vector register

- Fixed length, holds a single vector
- In VMIPS
 - * 2 read and 1 write port.
 - * 8 vector registers, 64 elements each

Vector functional units

• Fully pipelined, start new operations every cycle.

7

• Might contain scalar function unit.

Control unit

• Detect structural and data hazards.

COMP4211- Advanced Computer Architecture Yian Sun

BVA ñ the components cont.

- Vector load-store unit
 - Loads and stores vector to and from memory.
- Special-purpose registers
 - Vector length
 - Vector mask registers
- Set of Scalar registers
 - Provide data as input to the vector functional units.
 - Compute addresses to pass to the Load-Store unit.
 - In VMIPS
 - ★ 32 general purpose and 32 floating-point registers.

COMP4211- Advanced Computer Architecture Yian Sun

	Exa	m	ple) •		
	MI	PS		s V	MIPS	
	Example S	show the co	ode for MIPS an es of X and Y ar	d VMIPS for the in Rx and Ry	ne DAXPY loop. Assume that the start- r, respectively.	
	Answer He	ere is the	MIPS code.			
		Loop:	L.D DADDIU L.D MUL.D L.D ADD.D S.D DADDIU DADDIU DADDIU DADDIU BNE2	F0, a R4, Rx, #5: F2, 0 (Rx) F2, F2, F0 F4, F4, F2 0(Ry), F4 Rx, Rx, #8 Ry, Ry, #8 R20, R4, Rx R20, L00P	:load scalar a :load X(i) :load X(i) :load Y(i) :load Y(i) :store into Y(i) :increment index to X :increment index to Y :compute bound :check if done	
	Here 18 th	L.D LV MULV LV ADDV SV	FO, a FO, a V1, R S.D V2, V V3, R .D V4, V Ry, V	XPY. x 1,F0 y 2,V3 4	;load scalar a ;load vector X ;vector-scalar multiply ;load vector Y ;add ;store the result	
	Grea	tly re	educed	instru	ction bandwidth	
	♦ Si	ix ins	structio	ons ins	tead of 600.	
2004	С	OMP4 Ar	211- Adva	anced Co Yian Su	omputer In	

Parallelism using convoys

Convoys

- A set of instructions that could begin execution together.
- Consider this sequence of code.



Vector Memory Systems

- Problem
 - Memory system needs to be able to produce and accept large amounts of data.
 - But how do we achieve this when there is poor access time?
- Solution
 - Creating multiple memory banks.
 - Useful for fragmented accesses.
 - Support multiple loads per clock cycle.
 - Allows for multi-processor sharing.

Vector Memory System

Example

Suppose we want to fetch a vector of 64 elements starting at byte address 136, and a memory access takes 6 clocks. How many memory banks must we have to support one fetch per clock cycle? With what addresses are the banks accessed? When will the various elements arrive at the CPU?

Answer Six clocks per access require at least six banks, but because we want the number of banks to be a power of two, we choose to have eight banks. Figure G.7 shows the timing for the first few sets of accesses for an eight-bank system with a 6clock-cycle access latency.

Cycle no.				Bank	nk				
	0	1	2	3	4	5	6	7	
0		136							
1		busy	144						
2		busy	busy	152					
3		busy	busy	busy	160				
4		busy	busy	busy	busy	168			
5		busy	busy	busy	busy	busy	176		
6			busy	busy	busy	busy	busy	184	
7	192			busy	busy	busy	husy	busy	
8	busy	200			busy	busy	busy	busy	
9	busy	busy	208			busy	busy	busy	
10	busy	busy	busy	216			busy	busy	
11	busy	busy	busy	busy	224			busy	
12	busy	busy	busy	busy	busy	2.32			
13	_	busy	busy	busy	busy	busy	240		
14			busy	busy	busy	busy	busy	248	
15	256			busy	busy	busy	busy	busy	
16	busy	264			busy	busy	busy	busy	

27/04/2004

27/04/2004

10

27/04/

11



Example: Strip Mining

• For the DAXPY loop, a we can generate a C code as below.

COMP4211- Advanced Computer Architecture Yian Sun

27/04/2004

27/04/2004

15

COMP4211- Advanced Computer Architecture Yian Sun

load or store is required.

• E.g. Matrix Multiplication.

Real World Issues (2)

 Position in memory of adjacent elements in may not be sequential. Set up time could be

• Distance seperating elements is called *the*

• Store the stride in a register, so only a single

Vector Stride

enormous.

Problem

Solution

Stride.

Vector Stride

Access time

- Vector processors use interleave memory banks. Non-unit Strides can cause stalls.
- Stall will occur if

No. of banks /LCM (Stride, No. of Banks) <

Bank Busy time

- No conflicts if Stride and no. of banks are relatively prime.
- Increasing the no. of banks to greater than minimum.
- Most vector supercomputers have at least 64, with some having up to 1024.

27/04/2004

COMP4211- Advanced Computer Architecture Yian Sun

17

19

Example-Vector Stride

Example Suppose we have 8 memory banks with a bank busy time of 6 clocks and a total memory latency of 12 cycles. How long will it take to complete a 64-element vector load with a stride of 1? With a stride of 32?

Answer Since the number of banks is larger than the bank busy time, for a stride of 1, the load will take 12 + 64 = 76 clock cycles, or 1.2 clocks per element. The worst possible stride is a value that is a multiple of the number of memory banks, as in this case with a stride of 32 and 8 memory banks. Every access to memory (after the first one) will collide with the previous access and will have to wait for the 6-clock-cycle bank busy time. The total time will be 12 + 1 + 6 * 63 = 391 clock cycles, or 61. clocks per element.

COMP4211- Advanced Computer Architecture Yian Sun

Cray - 1

- Most well-known vector processor, released in 1976.
- Fastest super-computer in the late 70s.
- 32 bit instruction length.
- Architecture Consists of 3 sections:
 - The Main Memory
 - The Scalar Subsystem
 - ♦ The Vector Subsystem



27/04/2004

27/04/2004

COMP4211- Advanced Computer Architecture Yian Sun

2004



Cray-1: Instruction Format

- Binary arithmetic and logic instructions (a)
- Unary shift and mask instructions (b)
- Memory read and store instructions (c)
- Branch instructions use lower 24 bit for branch address.



COMP4211- Advanced Computer Architecture Yian Sun

27/04/2004

COMP4211- Advanced Computer Architecture Yian Sun

Consist of

• 8 vector registers

• Set of 3 vector functional units

• Shared set of 3 floating point functional units

23

27/04/2004

24

References

- Computer Architecture: A quantitative Approach, Patterson and Hennessy, Appendix G, section 1-3.
- Computer Architecture: A modern Synthesis, Subrata Dasgupta, Chapter 7, P246 – P249.
- http://www.crhc.uiuc.edu/IMPACT/ece412/p ublic_html/Notes/412_lec20/
- The Cray-1 Computer System, Richard M Russell, Cray Research Inc.
- http://csep1.phy.ornl.gov/ca/node24.html

COMP4211- Advanced Computer Architecture Yian Sun