

THE MEMORY HIERARCHY

Slide 1




This work supported by UNSW and HP through the Gelato Federation

MEMORY HIERARCHY OVERVIEW

Slide 2

Why a memory hierarchy?:

- Fast == Expensive
- Exploit locality
 - Spatial
 - Temporal



CACHE DESIGN

Slide 3

- Cache Levels
 - L1/L2 usually on chip
 - L2 usually unified
 - L3 **much** larger
 - L1 tied to clock rate, lower levels tied to miss cost of L1
 - Cache Lines
 - Split cache
 - Instruction cache
 - Data cache
-
-

CACHE ORGANISATION


Where can a cache line live?:

- Direct Mapped
- Fully Associative
- Set Associative
 - n -way set associative is to divide total cache into n compartments.
 - Line may live anywhere in set $total_blocks \bmod n$

How do we find a cache line?:

- Index
 - Tag
 - $index_bits = \log_2 \left(\frac{cache_size}{line_size} \right)$
-

WHERE IS THAT LINE - TAGS AND INDEXES



Slide 5

Less Associative


More Associative

QUICKLY - OTHER CACHE PARAMETERS

- Replacement Policy
 - LRU/Random/FIFO
- Write policy
 - Through
 - Back
- Inclusive or Exclusive?

Slide 6

POWER



Slide 7

CHRONOLOGY OF A CACHE HIT


- ① Processor loads from an address
- ② Address is requested in the cache
- ③ Index selects offset within (all) ways
- ④ Tag selects correct entry from set
- ⑤ Data is retrieved from selected line

Slide 8

Cache addressing: This address is a **virtual address**

- Virtual addresses may *alias*
- Cache must be *coherent*
- ✗ **Synonyms** : Δ VA, \equiv page
- ✗ **Homonyms** : \equiv page, Δ VA

PHYSICALLY INDEXED AND TAGGED CACHE



Slide 9


- TLB translates VA to PA
- ✓ No aliases
- ✗ Extra overhead

VIRTUALLY TAGGED, VIRTUALLY INDEXED

- ✓ TLB less involved
- ✓ No size limitations
- ✗ Synonyms **and** homonyms


Protection:

- TLB still required for protection
- Active research area
 - Protection details in cache
 - PLB
 - Capabilities
 - Segmentation



Slide 11

PHYSICALLY TAGGED, VIRTUALLY INDEXED



Slide 10

- Tag is based on PA
- Index based on untranslated offset bits
- ✓ TLB lookup happens in parallel
- ✗ Index limited to system page size
 - Unless bits are shared...
 - ✗ ...which introduces aliasing

DEALING WITH ALIASING

- ✗ Flush cache on context switch (Sledgehammer)

Software Approaches:

Slide 12

- SASOS
 - Mungi
- Colouring
 - Make shared items align in the cache (SunOS)
 - Globally visible shared region (OS/2)

DEALING WITH ALIASING

Hardware Approaches:

- Reverse Maps
- Back Pointers (MIPS R6000, Alpha?)
- Dual Directories
- ASID or segmentation
 - ✓ Add bits to distinguish VAs
 - ✗ Makes sharing harder
- Itanium Region Registers

Slide 13

DEALING WITH MISSES

So far, everything has been about hit latency


Slide 15 Types of misses:

- ① Compulsory
- ② Capacity
- ③ Conflict

ITANIUM2 - PREVALIDATED CACHE

- Tie TLB and L1 closely together
- Cache tagged with TLB location
- No need to find physical tag
- Simple AND
- 1 cycle latency

Slide 14



MORE CACHE?

Slide 16

- ✓ Less compulsory misses
- ✗ \$\$\$
- $cache_size = line_size * set_index * associativity$
- ↑ cache means more *what?*
 - Greater line size
 - Greater associativity
 - Greater index size

OTHER MISS PENALTY REDUCTION SCHEMES

Slide 17

- Critical word first
 - Victim caches
 - Way prediction
 - Trace Cache
-
-

PREFETCHING

- Requires **non-blocking cache**

Slide 18

Concept Hide latency by overlapping execution with fetching.

- Very useful for loops
 - *stride* is distance a loop jumps in memory
 - Hardware or Software based
-

PREFETCHING EXAMPLE

Walk an array in cache sized lines

Metric	ICC	GCC	Description
Run Time (seconds)	0.824	1.507	Program execution time
LD_READ_MISSES_ALL	12,514,832	12,505,200	L1 Data Cache Read Misses
BE_EXE_BUBBLE_FRALL	129,629,838	737,891,717	Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls
BE_EXE_BUBBLE_GRGR	0	0	Back-end was stalled by exe due to GR/GR dependency

Slide 19

Why?:

```
4000000000000940:      [MII] (p16) ld4 r32=[r3],64
4000000000000946:      (p17) add r34=r35,r33
400000000000094c:      nop.i 0x0
4000000000000950:      [MMB] (p16) lfetch.nt1 [r2],64
4000000000000956:      nop.m 0x0
400000000000095c:      br.ctop.sptk.few 4000000000000940 <walk+0x80>;;
```

IF YOU ARE STILL AWAKE, I OWE YOU A BEER

QUESTIONS?

Slide 20